专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20120124422A1 DESCRIPTION LANGUAGE FOR IDENTIFYING PERFORMANCE ISSUES IN EVENT TRACES 有权
标题翻译：描述在事件跟踪中识别性能问题的语言
公开(公告)号：US20120124422A1
公开(公告)日：2012-05-17
申请号：US12946228
申请日：2010-11-15
申请人： Shuo-Hsien Hsiao , Prashant Ratanchandani , Jason Carl Hendrickson , Richard G. Russell , Nathan Teeuwen
发明人： Shuo-Hsien Hsiao , Prashant Ratanchandani , Jason Carl Hendrickson , Richard G. Russell , Nathan Teeuwen
IPC分类号： G06F11/07 , G06N5/02
CPC分类号： G06F11/3466 , G06F11/3409 , G06F11/3419 , G06F2201/86
摘要： A description language and a tool for identifying, analyzing and addressing performance issues in event traces. With this language, a behavior descriptor may be defined to describe a simple behavior within a performance trace, by specifying values for a relatively small number of attributes. Even a relatively unsophisticated user can define behavior descriptors, but complex behaviors may be defined based on interactions between multiple behavior descriptors. A trace analysis tool may use a library of behavior descriptors to identify performance issues in performance traces by matching behavior descriptors to the performance trace. This analysis may be used in any number of ways, including reporting to a user detected performance issues reflected in a set of performance traces, filtering a set of performance traces to remove those performance traces corresponding to known performance issues or prioritizing efforts to resolve performance issues.
摘要翻译：描述语言和用于识别，分析和解决事件跟踪中的性能问题的工具。使用这种语言，可以通过指定相对较少数量的属性的值来定义行为描述符来描述性能跟踪中的简单行为。即使是相对不成熟的用户也可以定义行为描述符，但是可以基于多个行为描述符之间的交互来定义复杂的行为。跟踪分析工具可以使用行为描述符库来通过将行为描述符与性能跟踪相匹配来识别性能跟踪中的性能问题。该分析可以以任何数量的方式使用，包括向用户报告检测到的一组性能跟踪中反映的性能问题，过滤一组性能跟踪以删除与已知性能问题相对应的性能跟踪，或者优先考虑解决性能问题的努力。。

2. 发明授权

US06751737B1 Multiple protected mode execution environments using multiple register sets and meta-protected instructions 失效
标题翻译：使用多个寄存器集和元保护指令的多个保护模式执行环境
公开(公告)号：US06751737B1
公开(公告)日：2004-06-15
申请号：US09413965
申请日：1999-10-07
申请人： Richard G. Russell , David F. Tobias
发明人： Richard G. Russell , David F. Tobias
IPC分类号： G06F124
CPC分类号： G06F21/53 , G06F9/45541 , G06F9/45558 , G06F21/74 , G06F2009/45587 , G06F2221/2105
摘要： A system is provided that contains multiple control register and descriptor table register sets so that an execution context switch between X86 protected mode operating systems can be performed with minimal processing overhead. Upon receipt of a protected instruction determined to be a meta-protected instruction, the system calls a meta virtual machine (MVM) that performs the functions necessary to shift execution contexts.
摘要翻译：提供了一种包含多个控制寄存器和描述符表寄存器集的系统，使得可以以最少的处理开销执行X86保护模式操作系统之间的执行上下文切换。在接收到被确定为元保护指令的受保护指令时，系统调用执行转移执行上下文所必需的功能的元虚拟机（MVM）。

3. 发明授权

US06363501B1 Method and apparatus for saving and loading peripheral device states of a microcontroller via a scan path 有权
标题翻译：用于通过扫描路径保存和加载微控制器的外围设备状态的方法和装置
公开(公告)号：US06363501B1
公开(公告)日：2002-03-26
申请号：US09209190
申请日：1998-12-10
申请人： David F. Tobias , Richard G. Russell , Mark T. Ellis
发明人： David F. Tobias , Richard G. Russell , Mark T. Ellis
IPC分类号： G01R3128
CPC分类号： G01R31/318555
摘要： A microcontroller has many internal peripheral devices. The peripheral devices are coupled to a scan path. A memory storage device that is external to the microcontroller is also coupled to the scan path. When commanded, data is shifted out of each device configuration register onto the scan path and stored in the external memory device. This is particularly useful for obtaining the states of each device without bringing down the application. Furthermore, configuration data stored in external memory can be loaded into the peripheral device configuration registers via the scan path. This invention also supports zero-volt suspend/resume which does not need extra software readable shadow registers which are often required in other architectures for reading back the current state of legacy registers which are read-only.
摘要翻译：微控制器具有许多内部外围设备。外围设备耦合到扫描路径。在微控制器外部的存储器存储设备也耦合到扫描路径。当命令时，将数据从每个设备配置寄存器移出到扫描路径上并存储在外部存储器件中。这对于获得每个设备的状态而不会导致应用程序特别有用。此外，存储在外部存储器中的配置数据可以经由扫描路径被加载到外围设备配置寄存器中。本发明还支持零伏暂停/恢复，其不需要额外的软件可读影子寄存器，其在其他体系结构中通常需要用于读回只读只读寄存器的当前状态。

4. 发明授权

US06954879B1 Method and apparatus for communicating configuration data for a peripheral device of a microcontroller via a scan path 有权
标题翻译：用于经由扫描路径传送微控制器的外围设备的配置数据的方法和装置
公开(公告)号：US06954879B1
公开(公告)日：2005-10-11
申请号：US10661894
申请日：2003-09-12
申请人： David F. Tobias , Richard G. Russell , Mark T. Ellis
发明人： David F. Tobias , Richard G. Russell , Mark T. Ellis
IPC分类号： G06F11/00
CPC分类号： G01R31/318536
摘要： A microcontroller has many internal peripheral devices. The peripheral devices are coupled to a scan path. A memory storage device that is external to the microcontroller is also coupled to the scan path. When commanded, data is shifted out of each device configuration register onto the scan path and stored in the external memory device. This is particularly useful for obtaining the states of each device without bringing down the application. Furthermore, configuration data stored in external memory can be loaded into the peripheral device configuration registers via the scan path. This invention also supports zero-volt suspend/resume which does not need extra software readable shadow registers which are often required in other architectures for reading back the current state of legacy registers which are read-only.
摘要翻译：微控制器具有许多内部外围设备。外围设备耦合到扫描路径。在微控制器外部的存储器存储设备也耦合到扫描路径。当命令时，将数据从每个设备配置寄存器移出到扫描路径上并存储在外部存储器中。这对于获得每个设备的状态而不会导致应用程序特别有用。此外，存储在外部存储器中的配置数据可以经由扫描路径被加载到外围设备配置寄存器中。本发明还支持零伏暂停/恢复，其不需要额外的软件可读影子寄存器，其在其他体系结构中通常需要用于读回只读只读寄存器的当前状态。

5. 发明授权

US06349388B1 Timer processing engine for supporting multiple virtual minimum time timers 有权
标题翻译：定时器处理引擎支持多个虚拟最小时间计时器
公开(公告)号：US06349388B1
公开(公告)日：2002-02-19
申请号：US09307085
申请日：1999-05-07
申请人： Richard G. Russell
发明人： Richard G. Russell
IPC分类号： G06F114
CPC分类号： G06F1/14
摘要： A processor-oriented system provides a timer processing engine for supporting multiple virtual minimum time timers. The plurality of virtual minimum time timers of the timer processing engine includes a timer data structure suitable to store timer states of the plurality of virtual minimum time timers. Each timer state may include an elapsed time value, a last time value, a terminal time value, and a set of attributes. The timer states are processed by a timer state machine of the timer processing engine. The plurality of virtual minimum time timers further include a free running counter for providing a current time of the timer processing engine and a comparator for maintaining the timer states. The comparator maintains timer states by performing comparison operations for each virtual minimum time timer. When a virtual minimum time timer reaches a terminal time value, an interrupt generator of the timer processing engine may generate an interrupt.
摘要翻译：面向处理器的系统提供了一种用于支持多个虚拟最小时间计时器的定时器处理引擎。定时器处理引擎的多个虚拟最小时间定时器包括适于存储多个虚拟最小时间定时器的定时器状态的定时器数据结构。每个定时器状态可以包括经过时间值，最后时间值，终端时间值和一组属性。定时器状态由定时器处理引擎的定时器状态机处理。多个虚拟最小时间定时器还包括用于提供定时器处理引擎的当前时间的自由运行计数器和用于维持定时器状态的比较器。比较器通过对每个虚拟最小时间定时器执行比较操作来维持定时器状态。当虚拟最小时间定时器达到终端时间值时，定时器处理引擎的中断产生器可能产生中断。

6. 发明授权

US4372475A Electronic assembly process and apparatus 失效
标题翻译：电子装配工艺及装置
公开(公告)号：US4372475A
公开(公告)日：1983-02-08
申请号：US258586
申请日：1981-04-29
申请人： Melvin L. Goforth , Richard G. Russell
发明人： Melvin L. Goforth , Richard G. Russell
IPC分类号： H05K3/28 , H05K3/30 , H05K3/34
CPC分类号： H05K3/306 , H05K3/305 , H05K2203/0769 , H05K2203/0783 , H05K2203/1366 , H05K3/284 , H05K3/3447 , H05K3/3452 , Y02P70/613
摘要： A system of composition, apparatuses and process provides for a rapid and reliable development and location of a web fabric structure to position and hold each member of a closely spaced assembly of positioned but not electrically connected units comprising discrete electrical components and integrated circuits in place on a printed circuit board with the external leads or connectors of such units projecting through holes in such circuit board so that such units are held to the circuit board during soldering of those leads to the conductive portions of the printed circuit board and other manipulations. The fabric structure and a coacting masking agent are of such chemical composition that they are readily completely removed from the circuit board and from the units after need for such fabric and masking agent has passed.
摘要翻译：一种组合物，装置和方法的系统提供了一种网状织物结构的快速和可靠的开发和定位，以将定位和非电气连接的单元的紧密间隔的组件的每个构件定位和保持在一起，包括分立的电气部件和集成电路就位于具有这种单元的外部引线或连接器的印刷电路板，其通过这种电路板中的孔突出，使得这些单元在将这些引线焊接到印刷电路板的导电部分和其它操作时被保持到电路板。织物结构和共同作用的掩蔽剂具有这样的化学组成，即在经过这种织物和掩蔽剂的需要之后，它们容易从电路板和单元中完全除去。

7. 发明授权

US08499197B2 Description language for identifying performance issues in event traces 有权
标题翻译：用于识别事件跟踪中的性能问题的描述语言
公开(公告)号：US08499197B2
公开(公告)日：2013-07-30
申请号：US12946228
申请日：2010-11-15
申请人： Shuo-Hsien Hsiao , Prashant Ratanchandani , Jason Carl Hendrickson , Richard G. Russell , Nathan Teeuwen
发明人： Shuo-Hsien Hsiao , Prashant Ratanchandani , Jason Carl Hendrickson , Richard G. Russell , Nathan Teeuwen
IPC分类号： G06F11/00
CPC分类号： G06F11/3466 , G06F11/3409 , G06F11/3419 , G06F2201/86
摘要： A description language and a tool for identifying, analyzing and addressing performance issues in event traces. With this language, a behavior descriptor may be defined to describe a simple behavior within a performance trace, by specifying values for a relatively small number of attributes. Even a relatively unsophisticated user can define behavior descriptors, but complex behaviors may be defined based on interactions between multiple behavior descriptors. A trace analysis tool may use a library of behavior descriptors to identify performance issues in performance traces by matching behavior descriptors to the performance trace. This analysis may be used in any number of ways, including reporting to a user detected performance issues reflected in a set of performance traces, filtering a set of performance traces to remove those performance traces corresponding to known performance issues or prioritizing efforts to resolve performance issues.
摘要翻译：描述语言和用于识别，分析和解决事件跟踪中的性能问题的工具。使用这种语言，可以通过指定相对较少数量的属性的值来定义行为描述符来描述性能跟踪中的简单行为。即使是相对不成熟的用户也可以定义行为描述符，但是可以基于多个行为描述符之间的交互来定义复杂的行为。跟踪分析工具可以使用行为描述符库来通过将行为描述符与性能跟踪相匹配来识别性能跟踪中的性能问题。该分析可以以任何数量的方式使用，包括向用户报告检测到一组性能跟踪中反映的性能问题，过滤一组性能跟踪以删除与已知性能问题相对应的性能跟踪，或确定优先级以解决性能问题。。

8. 发明授权

US06928586B1 Method and apparatus for saving peripheral device states of a microcontroller 失效
标题翻译：用于节省微控制器的外围设备状态的方法和装置
公开(公告)号：US06928586B1
公开(公告)日：2005-08-09
申请号：US10106631
申请日：2002-03-26
申请人： David F. Tobias , Richard G. Russell , Mark T. Ellis
发明人： David F. Tobias , Richard G. Russell , Mark T. Ellis
IPC分类号： G01R31/3185 , G01R31/28
CPC分类号： G01R31/318555
摘要： A microcontroller has many internal peripheral devices. The peripheral devices are coupled to a scan path. A memory storage device that is external to the microcontroller is also coupled to the scan path. When commanded, data is shifted out of each device configuration register onto the scan path and stored in the external memory device. This is particularly useful for obtaining the states of each device without bringing down the application. Furthermore, configuration data stored in external memory can be loaded into the peripheral device configuration registers via the scan path. This invention also supports zero-volt suspend/resume which does not need extra software readable shadow registers which are often required in other architectures for reading back the current state of legacy registers which are read-only.
摘要翻译：微控制器具有许多内部外围设备。外围设备耦合到扫描路径。在微控制器外部的存储器存储设备也耦合到扫描路径。当命令时，将数据从每个设备配置寄存器移出到扫描路径上并存储在外部存储器件中。这对于获得每个设备的状态而不会导致应用程序特别有用。此外，存储在外部存储器中的配置数据可以经由扫描路径被加载到外围设备配置寄存器中。本发明还支持零伏暂停/恢复，其不需要额外的软件可读影子寄存器，其在其他体系结构中通常需要用于读回只读只读寄存器的当前状态。

9. 发明授权

US06480929B1 Pseudo-concurrency between a volatile memory and a non-volatile memory on a same data bus 失效
标题翻译：在同一数据总线上的易失性存储器和非易失性存储器之间的伪并发性
公开(公告)号：US06480929B1
公开(公告)日：2002-11-12
申请号：US09184270
申请日：1998-10-31
申请人： Lloyd W. Gauthier , Jim Mergard , Gary M. Godfrey , Richard G. Russell
发明人： Lloyd W. Gauthier , Jim Mergard , Gary M. Godfrey , Richard G. Russell
IPC分类号： G06F1200
CPC分类号： G06F13/1694
摘要： A system provides pseudo-concurrency for a volatile memory and a non-volatile memory on a same data bus. In one system embodiment, the volatile memory is coupled to its own address bus, and the non-volatile memory is coupled to its own address bus. In another system embodiment, the volatile memory and non-volatile memory are coupled to a multiplexed address bus. Concurrent with an access cycle to the volatile memory, the non-volatile memory may be precharged. After the access cycle to the volatile memory, a data cycle to a non-volatile memory may be executed. Concurrent with an access cycle to the non-volatile memory, the volatile memory may be precharged. After the access cycle to the non-volatile memory, a data cycle to the volatile memory may be executed.
摘要翻译：系统为易失性存储器和同一数据总线上的非易失性存储器提供伪并发。在一个系统实施例中，易失性存储器耦合到其自己的地址总线，并且非易失性存储器耦合到其自己的地址总线。在另一系统实施例中，易失性存储器和非易失性存储器耦合到多路复用地址总线。与易失性存储器的访问周期同时，非易失性存储器可以被预充电。在到易失性存储器的访问周期之后，可以执行到非易失性存储器的数据周期。与非易失性存储器的访问周期同时，易失性存储器可以被预充电。在到非易失性存储器的访问周期之后，可以执行到易失性存储器的数据周期。

10. 发明授权

US5913037A Dynamic management information base manager 失效
标题翻译：动态管理信息库经理
公开(公告)号：US5913037A
公开(公告)日：1999-06-15
申请号：US675582
申请日：1996-07-03
申请人： Jason J. Spofford , Richard G. Russell , Rodney S. Canion
发明人： Jason J. Spofford , Richard G. Russell , Rodney S. Canion
IPC分类号： H04L12/24 , G06F15/17 , G06F13/38
CPC分类号： H04L41/0213
摘要： A MIB manager including set of software interfaces, semantics, procedures and data structures that work together as a system to dynamically manage a tree of SNMP data objects identified by a standard object identifier (OID) along with each object's value. An agent uses the interface of the MIB manager to add and delete MIB objects by OID. When one or more new objects are added to the MIB tree, the agent provides the MIB manager with references to subroutines within the agent and external to the MIB manager, which subroutines operate to manage the identified objects by monitoring and controlling the objects' values. This enables the MIB manager to be implemented in a manner independent of the application and hardware. The MIB manager allows agent to add new objects at any level within the MIB tree, thus allowing modification at any desired degree of granularity. The agent may add a single leaf element, a table row, an entire table or an entire branch of the MIB tree. If the agent adds a branch to the MIB tree through the MIB manager interface, where the branch is itself a tree of MIB objects, then the agent includes proper procedures for managing the objects and values for that branch. Security information may also be defined for new objects, either by referencing an existing access rights definition or by referencing new access rights.
摘要翻译： MIB管理器包括一组软件接口，语义，过程和数据结构，它们作为一个系统一起动态地管理标准对象标识符（OID）所标识的SNMP数据对象以及每个对象的值。代理使用MIB管理器的接口通过OID添加和删除MIB对象。当一个或多个新对象被添加到MIB树中时，代理向MIB管理器提供对代理程序内部的子例程的引用，并且MIB管理器外部的子进程通过监视和控制对象的值来操作以管理所识别的对象。这使MIB管理器能够以独立于应用程序和硬件的方式实现。 MIB管理器允许代理在MIB树中的任何级别添加新对象，从而允许以任何所需的粒度进行修改。代理可以添加MIB树的单个叶元素，表行，整个表或整个分支。如果代理通过MIB管理器接口向MIB树添加分支，其中分支本身是MIB对象的树，则代理包括用于管理该分支的对象和值的适当过程。还可以通过引用现有访问权限定义或引用新的访问权限来为新对象定义安全信息。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式