专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08780413B1 Error propagation during error diffusion halftoning 失效
标题翻译：错误扩散半色调期间的误差传播
公开(公告)号：US08780413B1
公开(公告)日：2014-07-15
申请号：US13014633
申请日：2011-01-26
申请人： Richard I. Klaus , Randall D. Briggs
发明人： Richard I. Klaus , Randall D. Briggs
IPC分类号： H04N1/40 , G06K15/00
CPC分类号： H04N1/4052
摘要： Embodiments of the present disclosure provide a method comprising processing a first pixel of a continuous tone image to generate a first error, the first error representative of a difference between an input level and an output level associated with the first pixel; and in response to processing the first pixel, assigning a random error to a second pixel that is neighboring the first pixel, wherein the assigned random error is independent of the first error. Other embodiments are also described and claimed.
摘要翻译：本公开的实施例提供一种方法，包括处理连续色调图像的第一像素以产生第一误差，第一误差表示与第一像素相关联的输入电平和输出电平之间的差; 并且响应于处理所述第一像素，将随机误差分配给与所述第一像素相邻的第二像素，其中所分配的随机误差与所述第一误差无关。还描述和要求保护其他实施例。

2. 发明授权

US08592965B1 On-die bond wires system and method for enhancing routability of a redistribution layer 有权
标题翻译：管芯接合线系统和用于增强再分布层的可路由性的方法
公开(公告)号：US08592965B1
公开(公告)日：2013-11-26
申请号：US13323729
申请日：2011-12-12
申请人： Randall D. Briggs
发明人： Randall D. Briggs
IPC分类号： H01L23/02 , H01L23/48
CPC分类号： H01L24/49 , H01L23/49575 , H01L24/48 , H01L25/0655 , H01L2224/05554 , H01L2224/48091 , H01L2224/4813 , H01L2224/48137 , H01L2224/48247 , H01L2224/48257 , H01L2224/49175 , H01L2224/49176 , H01L2924/00014 , H01L2924/01014 , H01L2924/01033 , H01L2924/01082 , H01L2924/14 , H01L2924/19107 , H01L2224/45099 , H01L2924/00
摘要： An integrated circuit includes a first die and a second die positioned in a package. The first die has a redistribution layer formed on the die and including a plurality of relocated bond pads. The relocated bond pads are positioned near an inner edge of the first die that is adjacent to an inner edge of the second die. Each relocated bond pad is coupled to a corresponding bond pad on the second die through a respective bonding wire. The first die further includes a plurality of original bond pads. The redistribution layer further includes at least one intermediate bond pad electrically interconnected through a respective conductive trace to a corresponding original bond pad. Each intermediate bond pad is electrically connected to a corresponding relocated bond pad through a respective bond wire.
摘要翻译：集成电路包括位于封装中的第一管芯和第二管芯。第一管芯具有在管芯上形成的再分配层，并且包括多个重新定位的接合焊盘。重定位的接合焊盘定位在第一模具的靠近第二模具的内边缘的内边缘附近。每个重新定位的接合焊盘通过相应的接合线耦合到第二管芯上的相应接合焊盘。第一裸片还包括多个原始接合焊盘。再分配层还包括至少一个中间接合焊盘，其通过相应的导电迹线电连接到相应的原始接合焊盘。每个中间接合焊盘通过相应的接合线电连接到相应的重定位接合焊盘。

3. 发明授权

US08427706B1 Error diffusion halftoning techniques and configurations 有权
标题翻译：错误扩散半色调技术和配置
公开(公告)号：US08427706B1
公开(公告)日：2013-04-23
申请号：US12490188
申请日：2009-06-23
申请人： Douglas G. Kiethley , Randall D. Briggs
发明人： Douglas G. Kiethley , Randall D. Briggs
IPC分类号： H04N1/405 , G06K9/00 , G03G13/04 , G09G5/00
CPC分类号： H04N1/4052 , G09G3/2059
摘要： Embodiments of the present invention provide techniques and configurations for error diffusion halftoning of an image including receiving a signal that indicates selection of a first implementation or a second implementation of determining a threshold perturbation value for error diffusion halftoning of an image, and determining the threshold perturbation value using a table of programmable values according to the selected one of the first implementation or the second implementation, wherein the second implementation provides fewer threshold perturbation values for a larger region of the image than the first implementation. Other embodiments may be described and/or claimed.
摘要翻译：本发明的实施例提供了用于图像的误差扩散半色调的技术和配置，包括接收指示第一实现的选择的信号或确定图像的误差扩散半色调的阈值扰动值的第二实现，以及确定阈值扰动值，其使用根据第一实现或第二实现中的所选择的可编程值的表，其中第二实现为图像的较大区域提供比第一实现更少的阈值扰动值。可以描述和/或要求保护其他实施例。

4. 发明授权

US08314961B1 Method and apparatus for printing raster page 有权
标题翻译：打印光栅页的方法和设备
公开(公告)号：US08314961B1
公开(公告)日：2012-11-20
申请号：US12015132
申请日：2008-01-16
申请人： David H. Harris , Randall D. Briggs
发明人： David H. Harris , Randall D. Briggs
IPC分类号： G06F3/12 , G06K15/00
CPC分类号： G06F3/1211 , G06F3/1236 , G06F3/1285
摘要： Aspects of the disclosure provide a method and an apparatus that can ensure transferring a page over a communication link having a transfer rate to satisfy a print rate by reducing a data size of the page. The method for printing a page can include allocating a transfer rate to a printer having a print rate, generating a first printable raster page at a first print quality, determining whether the first printable raster page can be transferred to the printer at the transfer rate and satisfy the print rate of the printer, generating a second printable raster page at a second print quality that is lower than the first print quality, when the first printable raster page can not be transferred to the printer at the transfer rate and satisfy the print rate of the printer, and transferring the second printable raster page to the printer.
摘要翻译：本公开的方面提供了一种方法和装置，其可以通过减少页面的数据大小来确保通过具有传送速率的通信链路传送页面以满足打印速率。打印页面的方法可以包括向具有打印速率的打印机分配传送速率，以第一打印质量生成第一可打印光栅页面，确定第一可打印光栅页面是否可以以传送速率传送到打印机;以及满足打印机的打印速度，当第一可打印光栅页不能以传送速率传送到打印机并且满足打印速率时，产生低于第一打印质量的第二打印质量的第二可打印光栅页面并将第二可打印光栅页传送到打印机。

5. 发明授权

US07745263B2 System and method for routing supply voltages or other signals between side-by-side die and a lead frame for system in a package (SIP) devices 有权
标题翻译：用于在并行管芯和用于封装（SIP）器件中的系统的引线框架之间布线电源电压或其他信号的系统和方法
公开(公告)号：US07745263B2
公开(公告)日：2010-06-29
申请号：US12237266
申请日：2008-09-24
申请人： Michael D. Cusack , Randall D. Briggs
发明人： Michael D. Cusack , Randall D. Briggs
IPC分类号： H01L21/00
CPC分类号： H01L23/50 , H01L23/49575 , H01L23/5286 , H01L24/48 , H01L24/49 , H01L2224/05553 , H01L2224/05554 , H01L2224/48091 , H01L2224/4811 , H01L2224/48137 , H01L2224/48247 , H01L2224/48257 , H01L2224/49175 , H01L2224/49431 , H01L2924/00014 , H01L2924/01014 , H01L2924/01033 , H01L2924/01082 , H01L2924/10161 , H01L2924/10162 , H01L2924/14 , H01L2924/19107 , H01L2924/00 , H01L2224/45099 , H01L2224/05599
摘要： An integrated circuit or chip includes a first die and a second die positioned on a lead frame of a package including a lead frame, such as a QFP, DIP, PLCC, TSOP, or any other type of package including a lead frame. The integrated circuit further includes a redistribution layer formed on the first die to couple selected bond fingers of the lead frame to selected bonding pads of the first and second die. The selected bond fingers may correspond to bond fingers that receive a first supply voltage or the first supply voltage and a second supply voltage.
摘要翻译：集成电路或芯片包括位于包括引线框架（例如QFP，DIP，PLCC，TSOP或包括引线框架的任何其它类型的封装）的封装的引线框架上的第一管芯和第二管芯。集成电路还包括形成在第一裸片上的再分配层，用于将引线框架的选定的接合指状物耦合到第一和第二裸片的选定的焊盘。所选择的键合指可以对应于接收第一电源电压或第一电源电压和第二电源电压的键指。

6. 发明授权

US5222243A Sorting apparatus having plurality of registers with associated multiplexers and comparators for concurrently sorting and storing incoming data according to magnitude 失效
标题翻译：具有相关多路复用器和比较器的多个寄存器的分类设备，用于同时存储和存储根据扩展的入局数据
公开(公告)号：US5222243A
公开(公告)日：1993-06-22
申请号：US478126
申请日：1990-02-09
申请人： Randall D. Briggs , Erin A. Handgen
发明人： Randall D. Briggs , Erin A. Handgen
IPC分类号： G06F7/22 , G06F7/24
CPC分类号： G06F7/24
摘要： Apparatus for receiving and automatically storing data words according to magnitude is provided. A self-sorting stack embodying the invention comprises a sorting device comprising means for simultaneously comparing the incoming data with the contents of each stack register, and logic and switching means for automatically inserting the new data into the correct register on the stack while at the same time pushing the contents of that and subsequent registers down one location. The entire operation is performed in one clock cycle, the same as for a conventional nonsorting stack.

7. 发明授权

US5133049A Accelerated decomposition of small polygons into trapezoids 失效
标题翻译：将小多边形加速分解成梯形
公开(公告)号：US5133049A
公开(公告)日：1992-07-21
申请号：US493185
申请日：1990-03-14
申请人： Bradley W. Cain , Randall D. Briggs
发明人： Bradley W. Cain , Randall D. Briggs
IPC分类号： G06T11/20 , G06T11/40 , G06T17/20
CPC分类号： G06T17/20
摘要： A method and device for improving the processing performance of a transform engine by off-loading the processing of those input polygons which have no more than a predetermined number of edges and decomposing such polygons into trapezoids which can be rendered by a scan conversion system. This is accomplished in accordance with the invention by reading edge data of each input polygon into a RAM and determining the relative positions of the Y coordinates of end points of each edge so that the beginning and end of each respective edge of the polygon in the Y direction may be determined. The polygon is then broken into trapezoids by reading in the respective beginning points of respective edges of the polygon and proceeding until the end point of one of the edges is reached. At the end of one edge, another edge of the polygon is read in, and the process continues until all trapezoids in the polygon have been drawn. Since trapezoids may be much more efficiently handled by the scan conversion system, a significant performance enhancement in the polygon processing is made possible in accordance with the invention.
摘要翻译：一种用于通过对具有不超过预定数量的边缘的那些输入多边形的处理进行卸载来改进变换引擎的处理性能并将这样的多边形分解成可由扫描转换系统呈现的梯形的方法和装置。根据本发明，通过将每个输入多边形的边缘数据读入RAM并确定每个边缘的端点的Y坐标的相对位置，使得Y中的多边形的每个相应边缘的开始和结束方向可以确定。然后通过读取多边形的相应边缘的相应起始点，然后将多边形分解成梯形，直到达到其中一个边缘的终点。在一个边缘的末端，多边形的另一个边缘被读入，并且该过程继续进行，直到多边形中的所有梯形被绘制为止。由于可以通过扫描转换系统更有效地处理梯形，所以根据本发明可以实现多边形处理中的显着性能增强。

8. 发明授权

US08437189B1 Method and apparatus for storing data in a NAND flash memory 有权
标题翻译：用于在NAND闪速存储器中存储数据的方法和装置
公开(公告)号：US08437189B1
公开(公告)日：2013-05-07
申请号：US13397504
申请日：2012-02-15
申请人： Mark D. Montierth , Randall D. Briggs , Douglas G. Keithley
发明人： Mark D. Montierth , Randall D. Briggs , Douglas G. Keithley
IPC分类号： G11C16/06 , G11C16/04 , G06F13/00
CPC分类号： G11C16/10 , G11C16/06 , G11C16/3431 , G11C16/349
摘要： Semi-volatile NAND flash memory systems, apparatuses, and methods for use are described herein. According to various embodiments, a semi-volatile NAND flash memory may be partitioned into various retention regions. Other embodiments may be described and claimed.
摘要翻译：这里描述了半挥发性NAND闪存系统，设备和使用方法。根据各种实施例，半易失性NAND闪存可以被划分成各种保留区域。可以描述和要求保护其他实施例。

9. 发明授权

US08233196B1 Halftoner block employing average values and shifts 有权
标题翻译：半平方块采用平均值和偏移
公开(公告)号：US08233196B1
公开(公告)日：2012-07-31
申请号：US13205406
申请日：2011-08-08
申请人： Douglas G. Keithley , Randall D. Briggs
发明人： Douglas G. Keithley , Randall D. Briggs
IPC分类号： H04N1/405 , G06K15/00
CPC分类号： H04N1/4052
摘要： Halftoning apparatus and method that may generate and employ average values and shifts are described herein. The apparatus may include an unpacker to determine shifts and average values for a plurality of input pixel values, each pair of average value and shift being associated with a corresponding pair of the input pixel values. The apparatus may further include a halftone core coupled to the unpacker to receive the shifts and the average values from the unpacker and to generate pairs of output pixel values based at least in part on the received shifts and average values, wherein the output pixel values are for generating pixels of an image.
摘要翻译：这里描述了可产生和应用平均值和偏移的半色调装置和方法。该装置可以包括解包器以确定多个输入像素值的移位和平均值，每对平均值和移位与相应的一对输入像素值相关联。该装置还可以包括耦合到解包器的半色调网络，以至少部分地基于接收到的移位和平均值来接收来自解包器的移位和平均值，并产生输出像素值对，其中输出像素值为用于生成图像的像素。

10. 发明授权

US08120969B1 Semi-volatile NAND flash memory 有权
标题翻译：半挥发性NAND闪存
公开(公告)号：US08120969B1
公开(公告)日：2012-02-21
申请号：US13207277
申请日：2011-08-10
申请人： Mark D. Montierth , Randall D. Briggs , Douglas G. Keithley
发明人： Mark D. Montierth , Randall D. Briggs , Douglas G. Keithley
IPC分类号： G11C16/04 , G11C16/06
CPC分类号： G11C16/10 , G11C16/06 , G11C16/3431 , G11C16/349
摘要： Semi-volatile NAND flash memory systems, apparatuses, and methods for use are described herein. According to various embodiments, a semi-volatile NAND flash memory may be partitioned into various retention regions. Other embodiments may be described and claimed.
摘要翻译：这里描述了半挥发性NAND闪存系统，设备和使用方法。根据各种实施例，半易失性NAND闪存可以被划分成各种保留区域。可以描述和要求保护其他实施例。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式