专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07076010B1 Method and apparatus for time domain equalization in an XDSL modem 失效
标题翻译： XDSL调制解调器时域均衡的方法和装置
公开(公告)号：US07076010B1
公开(公告)日：2006-07-11
申请号：US09876201
申请日：2001-06-06
申请人： Sam Heidari , Raminder S. Bajwa , Behrooz Rezvani , Dale Smith , Prem Ramaswamy
发明人： Sam Heidari , Raminder S. Bajwa , Behrooz Rezvani , Dale Smith , Prem Ramaswamy
IPC分类号： H03K5/01
CPC分类号： H04B3/142 , H04L25/0216 , H04L25/03038 , H04L25/03133 , H04L2025/03414 , H04L2025/03585
摘要： The current invention provides a method and apparatus for time domain equalization in an XDSL modem. A received communication channel is analyzed to determine the highest frequency component thereof. Typically, there is an inverse relationship between the length of a subscriber line and the highest frequency component over which communications can be supported. In response to the frequency determination, the sampling rate for the channel is reduced to the lowest sample rate consistent with maintaining signal integrity on the highest frequency component of the channel. The sampling rate reduction may accomplished in the analog portion of the receive path, e.g. the analog-to-digital converter (ADC) or in a digital decimator coupled thereto. Concurrently the demodulator complexity is also scaled back. Where the XDSL protocol is digital multi-tone (DMT) the input sample size to the discrete Fourier transform (DFT) engine is reduced accordingly. With these adjustments in place TEQ resources may be scaled inversely. Thus as line length increases and the available bandwidth on the subscriber line is reduced more TEQ resources are made available to deal with the increased delay interval over which intersymbol interference is evidenced. Scaling of TEQ resources may be accomplished using a TEQ architecture which allows either the length or the tap line or the delay between taps to be varied.
摘要翻译：本发明提供了一种用于XDSL调制解调器中时域均衡的方法和装置。分析接收到的通信信道以确定其最高频率分量。通常，用户线的长度与可以支持通信的最高频率分量之间存在反比关系。响应于频率确定，信道的采样率降低到与在信道的最高频率分量上保持信号完整性一致的最低采样率。可以在接收路径的模拟部分中实现采样率降低，例如，模数转换器（ADC）或与之耦合的数字抽取器。同时，解调器的复杂度也缩小了。在XDSL协议是数字多音调（DMT）的情况下，离散傅里叶变换（DFT）引擎的输入采样大小相应减少。通过这些调整，TEQ资源可能会相对缩小。因此，当线路长度增加并且用户线路上的可用带宽减少时，更多的TEQ资源可用于处理增加的符号间干扰的延迟间隔。 TEQ资源的缩放可以使用允许长度或抽头线或抽头之间的延迟进行变化的TEQ架构来实现。

2. 发明授权

US07028063B1 Method and apparatus for a DFT/IDFT engine supporting multiple X-DSL protocols 有权
标题翻译：支持多个X-DSL协议的DFT / IDFT引擎的方法和装置
公开(公告)号：US07028063B1
公开(公告)日：2006-04-11
申请号：US09698824
申请日：2000-10-26
申请人： Omprakash S. Sarmaru , Raminder S. Bajwa , Sridhar Begur , Avadhani Shridhar , Sam Heid Ari , Behrooz Rezvani
发明人： Omprakash S. Sarmaru , Raminder S. Bajwa , Sridhar Begur , Avadhani Shridhar , Sam Heid Ari , Behrooz Rezvani
IPC分类号： F06F17/14
CPC分类号： G06F17/141 , H04L27/2628 , H04L27/265
摘要： A Fourier transform processor utilizing discrete circuits each of which is configurable for processing a wide range of sample sizes. A single pipeline supports multiplexed bi-directional transformations between for example the time and frequency domains. In an embodiment of the invention the Fourier Transform processor may be implemented as part of a digital signal processor (DSP). In this embodiment the DSP may implement both the discrete Fourier transform (DFT) and inverse discrete Fourier transform (IDFT) across a wide range of sample sizes and X-DSL protocols. Multiple channels, each with varying ones of the X-DSL protocols can be handled in the same session.
摘要翻译：利用离散电路的傅里叶变换处理器，每个离散电路可配置用于处理各种样本大小的范围。单个流水线支持例如时域和频域之间的复用双向变换。在本发明的实施例中，傅里叶变换处理器可以被实现为数字信号处理器（DSP）的一部分。在该实施例中，DSP可以在宽范围的样本大小和X-DSL协议上实现离散傅里叶变换（DFT）和离散傅里叶逆变换（IDFT）两者。每个具有不同的X-DSL协议的多个信道可以在同一个会话中处理。

3. 发明授权

US07315571B1 Method and apparatus for a variable bandwidth multi-protocol X-DSL transceiver 有权
标题翻译：用于可变带宽多协议X-DSL收发器的方法和装置
公开(公告)号：US07315571B1
公开(公告)日：2008-01-01
申请号：US09837914
申请日：2001-04-18
申请人： Sam Heidari , Behrooz Rezvani , Raminder S. Bajwa , Jacky Chow , Avadhani Shridhar , Dale Smith , John Gevargiz , Saman Behtash
发明人： Sam Heidari , Behrooz Rezvani , Raminder S. Bajwa , Jacky Chow , Avadhani Shridhar , Dale Smith , John Gevargiz , Saman Behtash
IPC分类号： H04B1/38
CPC分类号： H04L27/2628 , H04L5/0042 , H04L5/0044 , H04L5/0064 , H04L27/0002 , H04L27/265 , H04M11/062
摘要： A transceiver for communicating a multi-tone modulated communication channel on a subscriber line. The transceiver includes: a digital signal processor (DSP) with a Fourier transform module and an analog front end (AFE). The DSP determines an available range of frequencies on the subscriber line and expands or contracts the tone spacing of each of a fixed number “N” of tones accordingly by decreasing or increasing the processing interval associated with the Fourier transform of each tone set. The AFE performs digital-to-analog conversion of the multi-tone modulated communication channel at rates compatible with the processing interval of the Fourier transform module; whereby the range of frequencies spanned by the modulated tones on the subscriber line conforms to the available of frequencies on the subscriber line.
摘要翻译：用于在用户线路上传送多音调调制通信信道的收发器。收发器包括：具有傅立叶变换模块和模拟前端（AFE）的数字信号处理器（DSP）。 DSP确定用户线路上的可用频率范围，并通过减少或增加与每个音调集合的傅里叶变换相关联的处理间隔来相应地扩展或收缩固定数量“N”个音调中的每一个的音调间隔。 AFE以与傅里叶变换模块的处理间隔兼容的速率执行多音调调制通信信道的数模转换; 由此用户线路上的调制音调跨越的频率范围符合用户线上的可用频率。

4. 发明授权

US06940807B1 Method and apparatus for a X-DSL communication processor 失效
标题翻译：用于X-DSL通信处理器的方法和装置
公开(公告)号：US06940807B1
公开(公告)日：2005-09-06
申请号：US09699193
申请日：2000-10-26
申请人： Behrooz Rezvani , Avadhani Shridhar , Raminder S. Bajwa , Tiruvur R. Ramesh , Masoud Eskandari , Firooz Massoudi , Sam Heidari , Omprakash S. Sarmaru , Sridhar Begur
发明人： Behrooz Rezvani , Avadhani Shridhar , Raminder S. Bajwa , Tiruvur R. Ramesh , Masoud Eskandari , Firooz Massoudi , Sam Heidari , Omprakash S. Sarmaru , Sridhar Begur
IPC分类号： H04J11/00
CPC分类号： G06F17/142 , H04L27/2628 , H04L27/265
摘要： The current invention provides a DSP which accommodates multiple current X-DSL protocols and is further configurable to support future protocols. The DSP is implemented with shared and dedicated hardware components on both the transmit and receive paths. The DSP implements both the discrete Fourier transform (DFT) and inverse discrete Fourier transform (IDFT) portions across a wide range of sample sizes and X-DSL protocols. Multiple channels, each with varying ones of the X-DSL protocols can be handled in the same session. The DSP offers the speed associated with hardware implementation of the transforms and the flexibility of a software only implementation. Traffic flow is regulated in the chip using a packet based schema in which each packet is associated with a specific channel of upstream and downstream data. Header and control information in each packet is used to govern the processing of each packet as it moves along either the transmit path or receive path. The DSP of the current invention may advantageously be utilized in fields other than communications, such as: medical and other imaging, seismic analysis, radar and other military applications, pattern recognition, signal processing etc. The present invention provides a signal processing architecture that supports scalability of CO/DLC/ONU resources, and allows a significantly more flexible hardware response to the evolving X-DSL standards without over committing of hardware resources. As standards evolve hardware may be reconfigured to support the new standards.
摘要翻译：本发明提供一种DSP，其容纳多个当前的X-DSL协议，并且可进一步配置以支持未来的协议。 DSP在传输和接收路径上都具有共享和专用硬件组件。 DSP在宽范围的采样大小和X-DSL协议上实现离散傅立叶变换（DFT）和离散傅立叶逆变换（IDFT）部分。每个具有不同的X-DSL协议的多个信道可以在同一个会话中处理。 DSP提供与转换的硬件实现相关的速度和仅用于软件的实现的灵活性。使用基于分组的模式在芯片中调整流量流，其中每个分组与上游和下游数据的特定信道相关联。每个数据包中的报头和控制信息用于控制每个数据包沿着发送路径或接收路径移动时的处理。本发明的DSP可有利地用于通信以外的领域，例如：医疗和其他成像，地震分析，雷达和其他军事应用，模式识别，信号处理等。本发明提供一种信号处理架构，其支持 CO / DLC / ONU资源的可扩展性，并且允许对演进的X-DSL标准的显着更灵活的硬件响应，而不必超过硬件资源。随着标准的发展，硬件可能被重新配置以支持新的标准。

5. 发明授权

US06842429B1 Method and apparatus for synchronizing a packet based modem supporting multiple X-DSL protocols 有权
标题翻译：用于同步支持多个X-DSL协议的基于分组的调制解调器的方法和装置
公开(公告)号：US06842429B1
公开(公告)日：2005-01-11
申请号：US09776066
申请日：2001-02-02
申请人： Avadhani Shridhar , T. R. Ramesh , Raminder S. Bajwa , Masoud Eskandari , Firooz Massoudi , Omprakash S. Sarmaru , Behrooz Rezvani
发明人： Avadhani Shridhar , T. R. Ramesh , Raminder S. Bajwa , Masoud Eskandari , Firooz Massoudi , Omprakash S. Sarmaru , Behrooz Rezvani
IPC分类号： H04L12/26 , H04L12/66
CPC分类号： H04L12/66
摘要： The current invention provides a digital signal processor which supports multiple X-DSL protocols and a multiplicity of channels on a single chip. Each channel is packetized and each packet includes control information for controlling the performance of the components/modules on the transmit and receive path. Further flexibility is derived from an architecture which incorporates discrete and shared modules on the transmit path and the receive path. The transmit path and receive path modules are collectively controlled by control information in selected ones of the packets and operate on each channel's packets at an appropriate rate, and protocol for the channel. A digital signal processor (DSP) is disclosed which incorporates these features. The DSP exhibits a favorable form factor, and flexibility as to protocols and line codes, and numbers of channels supported.
摘要翻译：本发明提供了在单个芯片上支持多个X-DSL协议和多个信道的数字信号处理器。每个信道被分组化，并且每个分组包括用于控制发送和接收路径上的组件/模块的性能的控制信息。来自在发送路径和接收路径上包含离散和共享模块的架构的进一步的灵活性。发送路径和接收路径模块由选择的分组中的控制信息共同控制，并以适当的速率对每个信道的分组进行操作，以及针对该信道的协议。公开了一种包含这些特征的数字信号处理器（DSP）。 DSP具有良好的外形尺寸，对协议和线路代码的灵活性以及支持的通道数量。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式