会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Data cipher processors
    • 数据加密处理器
    • US07965836B2
    • 2011-06-21
    • US11063912
    • 2005-02-23
    • Kyoung-moon AhnMi-jung Noh
    • Kyoung-moon AhnMi-jung Noh
    • H04L9/00
    • H04L9/0631H04L9/003H04L2209/046H04L2209/24
    • Data cipher processors, advanced encryption standard (AES) cipher system, and AES cipher methods using a masking method perform round operations using a round key, a plain text, a cipher text, and masking data. Some of the round operations are implemented over a composite Galois Field GF(•). Original data and predetermined masking data are processed according to a predetermined rule. Sub-byte transformation operations used in the cipher method and system may include an affine transformation, an inverse affine transformation, an isomorphic transformation, and an inverse isomorphic transformation which are linear transformations, and an inverse transformation that is a non-linear transformation.
    • 数据加密处理器,高级加密标准(AES)密码系统和使用掩蔽方法的AES加密方法使用循环密钥,纯文本,密文和掩蔽数据执行轮回操作。 一些循环操作通过组合Galois Field GF(•)实现。 根据预定规则处理原始数据和预定掩蔽数据。 在密码方法和系统中使用的子字节变换操作可以包括作为线性变换的仿射变换,逆仿射变换,同构变换和逆同构变换,以及作为非线性变换的逆变换。
    • 6. 发明授权
    • Merged semiconductor device having DRAM and SRAM and data transferring method using the semiconductor device
    • 具有DRAM和SRAM的合并半导体器件和使用该半导体器件的数据传输方法
    • US06324116B1
    • 2001-11-27
    • US09595747
    • 2000-06-16
    • Mi-jung NohJeong-seok Lee
    • Mi-jung NohJeong-seok Lee
    • G11C800
    • G06F12/0893G06F2212/3042
    • A merged semiconductor device having a DRAM and an SRAM, and a data transmitting method using the same are provided. In this device, the DRAM acts as a main memory, and the SRAM acts as a cache memory. The reading operation of the DRAM, and the writing operation of the SRAM are simultaneously controlled by a DRAM read control signal. Also, the writing operation of the DRAM, and the reading operation of the SRAM are simultaneously controlled by a DRAM write control signal. In this device, DRAM write commands and DRAM read commands can be continuously given. Writing of the SRAM starts after reading of the DRAM is completed, and writing of the DRAM starts after reading of the SRAM is completed.
    • 提供具有DRAM和SRAM的合并半导体器件以及使用其的数据发送方法。 在该装置中,DRAM用作主存储器,并且SRAM充当高速缓冲存储器。 DRAM的读取操作和SRAM的写入操作由DRAM读取控制信号同时控制。 此外,DRAM的写入操作和SRAM的读取操作由DRAM写入控制信号同时控制。 在该装置中,可以连续地给出DRAM写入命令和DRAM读取命令。 在完成DRAM的读取之后,SRAM的写入完成,并且在读取SRAM之后开始DRAM的写入。
    • 7. 发明授权
    • Password system, method of generating a password, and method of checking a password
    • 密码系统,生成密码的方法和密码检查方法
    • US08291491B2
    • 2012-10-16
    • US12398359
    • 2009-03-05
    • Hyun-woong LeeMi-jung NohHong-mook ChoiXingguang Feng
    • Hyun-woong LeeMi-jung NohHong-mook ChoiXingguang Feng
    • G06F7/04
    • G06F21/46H04L9/3226
    • A password system includes a user interface, a password generating unit, and a password checking unit. The password generating unit generates a password including multiple frames, generates an integrity check code associated with the generated password, and scrambles the generated password and provides the scrambled password to the user interface. The password checking unit stores the integrity check code, frame number information and scramble information which are provided from the password generating unit, descrambles a scrambled password that is input from the user interface based on the stored scramble information, and authenticates the user interface by comparing an integrity check code generated from the descrambled password and the stored integrity check code.
    • 密码系统包括用户界面,密码生成单元和密码检查单元。 密码生成单元生成包含多个帧的密码,生成与生成的密码相关联的完整性检查码,并且对生成的密码进行加扰,并将加扰的密码提供给用户界面。 密码检查单元存储从密码生成单元提供的完整性校验码,帧号信息和加扰信息,根据存储的加扰信息解密从用户界面输入的扰码密码,并通过比较来认证用户界面 从解扰密码和存储的完整性校验码产生的完整性校验码。
    • 10. 发明授权
    • Modular multiplier apparatus with reduced critical path of arithmetic operation and method of reducing the critical path of arithmetic operation in arithmetic operation apparatus
    • 具有降低运算运算关键路径的模块化乘法器和降低算术运算装置运算运算关键路径的方法
    • US08458242B2
    • 2013-06-04
    • US12660382
    • 2010-02-25
    • Young-sik KimMi-jung NohKyoung-moon AhnSun-soo Shin
    • Young-sik KimMi-jung NohKyoung-moon AhnSun-soo Shin
    • G06F7/72
    • G06F7/728
    • Provided are a modular multiplier apparatus in which a value of a long path carry (LPC) is predicted to reduce a critical path of an arithmetic operation of Montgomery modular multiplication, and a method of reducing the critical path of the arithmetic operation. The modular multiplier apparatus for obtaining a quotient and a result of an arithmetic operation of modular multiplication by using a modulus and two arbitrary constants includes: a reduction unit for obtaining a short path carry (SPC) included when a result of a modular arithmetic operation is obtained at a current stage, by using a medium calculation result; a carry predictor for predicting a long path carry (LPC) included when the result of the modular arithmetic operation is obtained at the current stage, by using the medium calculation result; and an accumulator for accumulating the result of the modular arithmetic operation by using the SPC and the LPC, wherein the medium calculation result is obtained by adding a result of a modular arithmetic operation obtained at a previous stage and a partial product of the two constants obtained at the current stage.
    • 提供了一种模数乘法器装置,其中预测长路径进位(LPC)的值以减少蒙哥马利乘法运算的关键路径,以及减少算术运算的关键路径的方法。 用于通过使用模数和两个任意常数来获得商和乘法运算的结果的模乘法器包括:用于获得当模运算的结果为包括的短路径进位(SPC)的缩小单元是 通过使用中等计算结果在当前阶段获得; 通过使用介质计算结果,当在当前阶段获得模数运算的结果时,预测包含的长路径进位(LPC)的进位预测器; 以及用于通过使用SPC和LPC累积模数运算结果的累加器,其中,通过将前一阶段获得的模运算结果和获得的两个常数的部分乘积相加得到介质计算结果 在目前阶段。