会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Method for controlling a bus to progress transfer cycles without
inserting a cycle for acknowledgement
    • 用于控制总线进行传送周期而不插入确认周期的方法
    • US5590290A
    • 1996-12-31
    • US487401
    • 1995-06-07
    • Nobukazu KondoSeiji KanekoHideaki GemmaTetsuhiko OkadaKazuhiko KomoriKoichi Okazawa
    • Nobukazu KondoSeiji KanekoHideaki GemmaTetsuhiko OkadaKazuhiko KomoriKoichi Okazawa
    • G06F13/362G06F13/00G06F13/12G06F13/364G06F13/38G06F13/42G06F3/04
    • G06F13/364
    • An information processing system wherein a module to operate as a master which executes a read access to a module to operate as a slave requests a bus arbiter to afford the mastership of a bus with a bus mastership request signal, and it simultaneously asserts a last cycle signal so as to notify the bus arbiter of the fact that the next cycle will be the last cycle to be used by the master. Subsequently, when the master has had the use of the bus granted by a bus use grant signal from the bus arbiter, it transfers an address to the slave by the use of the bus in the next cycle, thereby starting the read access. After the read access, the master releases the bus mastership. Only when the slave has failed to accept the transferred address, does it assert a retry request signal two cycles after the transfer cycle of the address not accepted. In this case, the module having executed the transfer two cycles before the cycle of the asserted signal executes again the transfer executed before. Thus, the address to be transferred can be transferred to the module ready to accept the address, in only one cycle.
    • 一种信息处理系统,其中作为执行对模块的读取访问以作为从机操作的主机的模块请求总线仲裁器以提供具有总线主控请求信号的母线的掌握,并且它同时断言最后一个周期 信号,以通知总线仲裁器下一个周期将是主机使用的最后一个周期的事实。 随后,当主机已经使用由总线仲裁器通过总线使用授权信号授予的总线时,它通过在下一个周期中使用总线将地址传送到从机,从而开始读取访问。 读取权限后,主人释放总线主控权。 只有当从站未能接受传送的地址时,它会在地址的传输周期不被接受的两个周期之后重新生成重试请求信号。 在这种情况下,在断言信号的周期之前执行传送两个周期的模块再次执行之前执行的传送。 因此,要传输的地址只能在一个周期内传输到模块准备好接受地址。
    • 3. 发明授权
    • Method for controlling a bus to progress transfer cycles without
inserting a cycle for acknowledgment
    • 用于控制总线进行传送周期而不插入确认周期的方法
    • US5657458A
    • 1997-08-12
    • US480397
    • 1995-06-07
    • Nobukazu KondoSeiji KanekoHideaki GemmaTetsuhiko OkadaKazuhiko KomoriKoichi Okazawa
    • Nobukazu KondoSeiji KanekoHideaki GemmaTetsuhiko OkadaKazuhiko KomoriKoichi Okazawa
    • G06F13/362G06F13/00G06F13/12G06F13/364G06F13/38G06F13/42
    • G06F13/364
    • An information processing system wherein a module to operate as a master which executes a read access to a module to operate as a slave requests a bus arbiter to afford the mastership of a bus with a bus mastership request signal, and it simultaneously asserts a last cycle signal so as to notify the bus arbiter of the fact that the next cycle will be the last cycle to be used by the master. Subsequently, when the master has had the use of the bus granted by a bus use grant signal from the bus arbiter, it transfers an address to the slave by the use of the bus in the next cycle, thereby starting the read access. After the read access, the master releases the bus mastership. Only when the slave has failed to accept the transferred address, does it assert a retry request signal two cycles after the transfer cycle of the address not accepted. In this case, the module having executed the transfer two cycles before the cycle of the asserted signal executes again the transfer executed before. Thus, the address to be transferred can be transferred to the module ready to accept the address, in only one cycle.
    • 一种信息处理系统,其中作为执行对模块的读取访问以作为从机操作的主机的模块请求总线仲裁器以提供具有总线主控请求信号的总线主控性,并且同时断言最后一个周期 信号,以通知总线仲裁器下一个周期将是主机使用的最后一个周期的事实。 随后,当主机已经使用由总线仲裁器通过总线使用授权信号授予的总线时,它通过在下一个周期中使用总线将地址传送到从机,从而开始读取访问。 读取权限后,主人释放总线主控权。 只有当从站未能接受传送的地址时,它会在地址的传输周期不被接受的两个周期之后重新生成重试请求信号。 在这种情况下,在断言信号的周期之前执行传送两个周期的模块再次执行之前执行的传送。 因此,要传输的地址只能在一个周期内传输到模块准备好接受地址。
    • 5. 发明授权
    • Method for controlling a bus to progress transfer cycles without inserting a cycle for acknowledgement
    • 用于控制总线进行传送周期而不插入确认周期的方法
    • US06219735B1
    • 2001-04-17
    • US09477666
    • 2000-01-05
    • Nobukazu KondoSeiji KanekoHideaki GemmaTetsuhiko OkadaKazuhiko KomoriKoichi Okazawa
    • Nobukazu KondoSeiji KanekoHideaki GemmaTetsuhiko OkadaKazuhiko KomoriKoichi Okazawa
    • G06F1312
    • G06F13/364
    • An information processing system wherein a module to operate as a master which executes a read access to a module to operate as a slave requests a bus arbiter to afford the mastership of a bus with a bus mastership request signal, and it simultaneously asserts a last cycle signal so as to notify the bus arbiter of the fact that the next cycle will be the last cycle to be used by the master. Subsequently, when the master has had the use of the bus granted by a bus use grant signal from the bus arbiter, it transfers an address to the slave by the use of the bus in the next cycle, thereby starting the read access. After the read access, the master releases the bus mastership. Only when the slave has failed to accept the transferred address, does it assert a retry request signal two cycles after the transfer cycle of the address not accepted. In this case, the module having executed the transfer two cycles before the cycle of the asserted signal executes again the transfer executed before. Thus, the address to be transferred can be transferred to the module ready to accept the address, in only one cycle.
    • 一种信息处理系统,其中作为执行对模块的读取访问以作为从机操作的主机的模块请求总线仲裁器以提供具有总线主控请求信号的母线的掌握,并且它同时断言最后一个周期 信号,以通知总线仲裁器下一个周期将是主机使用的最后一个周期的事实。 随后,当主机已经使用由总线仲裁器通过总线使用授权信号授予的总线时,它通过在下一个周期中使用总线将地址传送到从机,从而开始读取访问。 读取权限后,主人释放总线主控权。 只有当从站未能接受传送的地址时,它会在地址的传输周期不被接受的两个周期之后重新生成重试请求信号。 在这种情况下,在断言信号的周期之前执行传送两个周期的模块再次执行之前执行的传送。 因此,要传输的地址只能在一个周期内传输到模块准备好接受地址。