专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20100106917A1 METHOD AND SYSTEM FOR IMPROVING SERIAL PORT MEMORY COMMUNICATION LATENCY AND RELIABILITY 有权
标题翻译：改进串口存储器通信延迟和可靠性的方法和系统
公开(公告)号：US20100106917A1
公开(公告)日：2010-04-29
申请号：US12605134
申请日：2009-10-23
申请人： Alan Ruberg , Seoung Jeong Lee , Hyung Rok Lee , Daeyun Shim , Dongyun Lee , Sungjoon Kim , Anu Murthy
发明人： Alan Ruberg , Seoung Jeong Lee , Hyung Rok Lee , Daeyun Shim , Dongyun Lee , Sungjoon Kim , Anu Murthy
IPC分类号： G06F12/10
CPC分类号： G11C7/1075 , G06F11/141 , G06F11/1443 , G06F13/1663 , G06F13/4234 , G11C5/066 , Y02D10/14 , Y02D10/151
摘要： A method, apparatus and system for reducing memory latency is disclosed. In one embodiment, data between a host computer system and a memory is communicated via a port or a group of ports at the memory over multiple time intervals, wherein the host computer is coupled to the memory. Further, a command associated with the data is communicated between the host computer system and the memory via the port or the group of ports over a single time interval.
摘要翻译：公开了一种用于减少存储器延迟的方法，装置和系统。在一个实施例中，主计算机系统和存储器之间的数据经由多个时间间隔上的存储器端口或一组端口进行通信，其中主计算机耦合到存储器。此外，与数据相关联的命令在主计算机系统和存储器之间通过端口或端口组通过单个时间间隔进行通信。

2. 发明授权

US08407427B2 Method and system for improving serial port memory communication latency and reliability 有权
标题翻译：提高串口存储器通信延迟和可靠性的方法和系统
公开(公告)号：US08407427B2
公开(公告)日：2013-03-26
申请号：US12605134
申请日：2009-10-23
申请人： Alan Ruberg , Seoung Jeong Lee , Hyung Rok Lee , Daeyun Shim , Dongyun Lee , Sungjoon Kim , Anu Murthy
发明人： Alan Ruberg , Seoung Jeong Lee , Hyung Rok Lee , Daeyun Shim , Dongyun Lee , Sungjoon Kim , Anu Murthy
IPC分类号： G06F12/00 , G06F13/00 , G06F13/28
CPC分类号： G11C7/1075 , G06F11/141 , G06F11/1443 , G06F13/1663 , G06F13/4234 , G11C5/066 , Y02D10/14 , Y02D10/151
摘要： A method, apparatus and system for reducing memory latency is disclosed. In one embodiment, data between a host computer system and a memory is communicated via a port or a group of ports at the memory over multiple time intervals, wherein the host computer is coupled to the memory. Further, a command associated with the data is communicated between the host computer system and the memory via the port or the group of ports over a single time interval.
摘要翻译：公开了一种用于减少存储器延迟的方法，装置和系统。在一个实施例中，主计算机系统和存储器之间的数据经由多个时间间隔上的存储器端口或一组端口进行通信，其中主计算机耦合到存储器。此外，与数据相关联的命令在主计算机系统和存储器之间通过端口或端口组通过单个时间间隔进行通信。

3. 发明申请

US20110093156A1 UNIT FOR DISPLAYING ACCELERATION FOR TRAVELING APPARATUS 审中-公开
标题翻译：显示用于行驶装置加速度的装置
公开(公告)号：US20110093156A1
公开(公告)日：2011-04-21
申请号：US12908044
申请日：2010-10-20
申请人： Hyung-Rok LEE , Seung-Hee LEE
发明人： Hyung-Rok LEE , Seung-Hee LEE
IPC分类号： G06F7/00
CPC分类号： B60Q1/54 , B60Q1/44 , B60Q1/441
摘要： Provided is a unit for displaying acceleration for a traveling apparatus. The unit for displaying acceleration for a traveling apparatus includes a sensor installed on an acceleration pedal operating to control a traveling speed of the traveling apparatus, and sensing operation of the acceleration pedal to transmit electric signal to the outside, and a light emission control module installed in the traveling apparatus, receiving the electric signal from the sensor and controlling light emission of one or a plurality of first lamps installed around taillights of the traveling apparatus. Therefore, when a driver presses an acceleration pedal while driving a traveling apparatus, an acceleration state of the traveling apparatus may be displayed to the outside to inform the state.
摘要翻译：提供了用于显示行驶装置的加速度的单元。用于显示行驶装置的加速度的单元包括安装在加速踏板上的传感器，其操作用于控制行驶装置的行进速度，以及感测加速踏板的操作以将电信号传输到外部，并且安装有发光控制模块在行进装置中，从传感器接收电信号，控制安装在行驶装置的尾灯附近的一个或多个第一灯的发光。因此，当驾驶者在驾驶行驶装置的同时按下加速踏板时，可以向外部显示行驶装置的加速状态，以通知该状态。

4. 发明授权

US07102446B1 Phase lock loop with coarse control loop having frequency lock detector and device including same 有权
标题翻译：具有粗调控制回路的锁相环具有频率锁定检测器和包括其的装置
公开(公告)号：US07102446B1
公开(公告)日：2006-09-05
申请号：US11056995
申请日：2005-02-11
申请人： Hyung-Rok Lee , Moon-Sang Hwang , Sang-Hyun Lee , Bong-Joon Lee , Deog-Kyoon Jeong
发明人： Hyung-Rok Lee , Moon-Sang Hwang , Sang-Hyun Lee , Bong-Joon Lee , Deog-Kyoon Jeong
IPC分类号： H03L7/07 , H03L7/087 , H04B1/40 , H04B1/50
CPC分类号： H03L7/087 , H03K23/507 , H03L7/089 , H03L7/093 , H03L7/099 , H03L7/0995 , H03L7/10 , H03L2207/06 , H04L7/0337 , Y10S331/02
摘要： A phase lock loop (PLL) for controlling a sampling clock or other clock, and a data sampling circuit, transceiver, or other device including such a PLL. The PLL includes a multi-range VCO, at least one fine control loop for controlling the VCO, and a coarse control loop for controlling the VCO by changing its frequency-voltage characteristic. The coarse control loop includes a frequency lock detector and voltage range monitoring logic. Typically, the frequency lock detector locks operation of the coarse control loop when the difference between the VCO output clock frequency and a reference frequency decreases to within a predetermined threshold, and the unlocked coarse control loop employs the voltage range monitoring logic to change the VCO frequency-voltage characteristic when the VCO's fine control voltage leaves a predetermined range. Other aspects are a transceiver (including at least two receiver interfaces and a transmitter interface) implementing a clocking scheme employing no more than three PLLs for clock generation, and a transceiver having a multi-layered receiver interface including digital circuitry and a single clock-generating PLL (an analog PLL for generating a multiphase clock to be shared by all layers of the receiver interface). Each receiver interface layer performs blind oversampling on a different received signal using the multiphase clock and the digital circuitry includes multilayered digital phase lock loop circuitry which receives the oversampled data.
摘要翻译：用于控制采样时钟或其他时钟的锁相环（PLL）以及数据采样电路，收发器或包括这种PLL的其它装置。 PLL包括多范围VCO，用于控制VCO的至少一个精细控制环路和用于通过改变其频率 - 电压特性来控制VCO的粗略控制环路。粗调控制回路包括一个频率锁定检测器和电压范围监控逻辑。通常，当VCO输出时钟频率和参考频率之间的差减小到预定阈值时，频率锁定检测器锁定粗略控制环路的操作，而解锁的粗略控制环路采用电压范围监控逻辑来改变VCO频率当VCO的精细控制电压离开预定范围时的电压特性。其他方面是实现采用不超过三个PLL用于时钟产生的时钟方案的收发器（包括至少两个接收器接口和发射器接口），以及具有包括数字电路和单个时钟产生的多层接收器接口的收发器 PLL（用于产生要由接收器接口的所有层共享的多相时钟的模拟PLL）。每个接收器接口层使用多相时钟在不同的接收信号上执行盲过采样，并且数字电路包括接收过采样数据的多层数字锁相环电路。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式