会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Process for forming a silicon-germanium base of a heterojunction bipolar transistor
    • 用于形成异质结双极晶体管的硅锗基底的工艺
    • US06417059B2
    • 2002-07-09
    • US09867373
    • 2001-05-29
    • Feng-Yi Huang
    • Feng-Yi Huang
    • H01L21331
    • H01L29/66242
    • A process for forming a silicon-germanium base of a heterojunction bipolar transistor. First, a silicon substrate having a mesa surrounded by a trench is formed. Next, a silicon-germanium layer is deposited on the substrate and the portion of the silicon-germanium layer adjacent the mesa is removed to form the silicon-germanium base. In a second embodiment, the process comprises the steps of forming a silicon substrate having a mesa surrounded by a trench, forming a dielectric layer in the trench adjacent the mesa, and growing a silicon-germanium layer on the mesa top surface using selective epitaxial growth to form the silicon-germanium base.
    • 用于形成异质结双极晶体管的硅 - 锗基底的工艺。 首先,形成具有被沟槽包围的台面的硅基板。 接下来,将硅 - 锗层沉积在衬底上,并且去除与台面相邻的硅 - 锗层的部分以形成硅 - 锗基底。 在第二实施例中,该方法包括以下步骤:形成具有由沟槽包围的台面的硅衬底,在邻近台面的沟槽中形成电介质层,以及使用选择性外延生长在台面顶表面上生长硅 - 锗层 以形成硅 - 锗基底。
    • 6. 发明授权
    • Silicon-germanium bicmos on soi
    • 硅锗双胞胎
    • US06235567B1
    • 2001-05-22
    • US09387326
    • 1999-08-31
    • Feng-Yi Huang
    • Feng-Yi Huang
    • H01L218238
    • H01L27/1203H01L21/8249H01L21/84
    • A BiCMOS integrated circuit is formed with CMOS transistors on an SOI substrate in a silicon layer having a standard thickness of 0.1 &mgr;m to 0.2 &mgr;m and with Bipolar SiGe transistors formed in an epitaxial layer nominally 0.5 &mgr;m thick. The CMOS transistors are formed first with standard processing, then covered with an insulating film. The insulating film is stripped in the bipolar areas and an epitaxial SiGe layer is deposited on the Si substrate. The bipolar transistors are formed using the SiGe epi layer for the base and having an encapsulated structure for device isolation using shallow isolation trenches and the buried oxide.
    • BiCMOS集成电路在标准厚度为0.1μm至0.2μm的硅层中的SOI衬底上形成CMOS晶体管,并且以标称厚度为0.5μm厚的外延层形成双极SiGe晶体管。 CMOS晶体管首先用标准处理形成,然后用绝缘膜覆盖。 绝缘膜在双极区域被剥离,外延SiGe层沉积在Si衬底上。 双极晶体管使用用于基极的SiGe外延层形成,并且具有用于使用浅隔离沟槽和掩埋氧化物进行器件隔离的封装结构。
    • 7. 发明授权
    • Bipolar transistor with raised extrinsic base fabricated in an integrated BiCMOS circuit
    • 具有凸起的外部基极的双极晶体管在集成的BiCMOS电路中制造
    • US06492238B1
    • 2002-12-10
    • US09887310
    • 2001-06-22
    • David C. AhlgrenGregory G. FreemanFeng-Yi HuangAdam D. Ticknor
    • David C. AhlgrenGregory G. FreemanFeng-Yi HuangAdam D. Ticknor
    • H01L2100
    • H01L29/66287H01L21/8249H01L27/0623
    • A process for forming a bipolar transistor with a raised extrinsic base, an emitter, and a collector integrated with a CMOS circuit with a gate. An intermediate semiconductor structure is provided having CMOS and bipolar areas. An intrinsic base layer is provided in the bipolar area. A base oxide is formed across, and a sacrificial emitter stack silicon layer is deposited on, both the CMOS and bipolar areas. A photoresist is applied to protect the bipolar area and the structure is etched to remove the sacrificial layer from the CMOS area only such that the top surface of the sacrificial layer on the bipolar area is substantially flush with the top surface of the CMOS area. Finally, a polish stop layer is deposited having a substantially flat top surface across both the CMOS and bipolar areas suitable for subsequent chemical-mechanical polishing (CMP) to form the raised extrinsic base.
    • 用于形成具有凸起的外部基极,发射极和与具有栅极的CMOS电路集成的集电极的双极晶体管的工艺。 提供具有CMOS和双极区域的中间半导体结构。 在双极区域内提供本征基层。 基底氧化物跨越形成,牺牲发射极堆叠硅层沉积在CMOS和双极区两者上。 施加光致抗蚀剂以保护双极区域,并且蚀刻该结构以从CMOS区域去除牺牲层,使得双极区域上的牺牲层的顶表面基本上与CMOS区域的顶表面齐平。 最后,沉积抛光停止层,其具有穿过适于随后的化学机械抛光(CMP)的CMOS和双极区域的基本平坦的顶表面,以形成凸起的外在基体。
    • 8. 发明授权
    • Process for forming a silicon-germanium base of heterojunction bipolar transistor
    • 用于形成异质结双极晶体管的硅锗基底的工艺
    • US06251738B1
    • 2001-06-26
    • US09480033
    • 2000-01-10
    • Feng-Yi Huang
    • Feng-Yi Huang
    • H01L21331
    • H01L29/66242
    • A process for forming a silicon-germanium base of a heterojunction bipolar transistor. First, a silicon substrate having a mesa surrounded by a trench is formed. Next, a silicon-germanium layer is deposited on the substrate and the portion of the silicon-geranium layer adjacent the mesa is removed to form the silicon-germanium base. In a second embodiment, the process comprises the steps of forming a silicon substrate having a mesa surrounded by a trench, forming a dielectric layer in the trench adjacent the mesa, and growing a silicon-germanium layer on the mesa top surface using selective epitaxial growth to form the silicon-germanium base.
    • 用于形成异质结双极晶体管的硅 - 锗基底的工艺。 首先,形成具有被沟槽包围的台面的硅基板。 接下来,将硅 - 锗层沉积在衬底上,并且去除与台面相邻的硅 - 锗层的部分以形成硅 - 锗基底。 在第二实施例中,该方法包括以下步骤:形成具有由沟槽包围的台面的硅衬底,在邻近台面的沟槽中形成电介质层,以及使用选择性外延生长在台面顶表面上生长硅 - 锗层 以形成硅 - 锗基底。