会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明授权
    • Method of forming a silicon oxide layer of a semiconductor device and method of forming a wiring having the same
    • 形成半导体器件的氧化硅层的方法及其形成方法
    • US06645879B2
    • 2003-11-11
    • US10215309
    • 2002-08-08
    • Eun-Kee HongJu-Bum LeeJu-Seon GooMyeong-Cheol KimHong-Gun Kim
    • Eun-Kee HongJu-Bum LeeJu-Seon GooMyeong-Cheol KimHong-Gun Kim
    • H01L2131
    • H01L21/76897H01L21/31051H01L21/76819H01L21/76828H01L21/76834H01L27/10855H01L27/10885H01L2924/0002Y10S438/935H01L2924/00
    • Disclosed are methods for forming a silicon oxide layer of a semiconductor device capable of insulating between fine conductive patterns without causing a process failure, and for forming a wiring having the silicon oxide layer. After forming conductive patterns on a semiconductor substrate, an anti-oxidation layer is sequentially formed on the conductive patterns and on the semiconductor substrate. The anti-oxidation layer prevents an oxidant from penetrating into the conductive patterns and the semiconductor substrate. A reflowable oxide layer is formed by coating a reflowable oxidizing material on the anti-oxidation layer while burying the conductive patterns. The silicon oxide layer is formed by thermally treating the reflowable oxide layer. Then, the silicon oxide layer filled between conductive patterns and the anti-oxidation layer exposed to the semiconductor substrate are etched so as to form a contact hole, thereby forming the wiring of the semiconductor device. Thus, a planar silicon oxide layer is formed between conductive patterns having a fine interval therebetween without creating a void. In addition, a metal layer pattern, which acts as a conductor in the conductive patterns, can be prevented from being oxidized when the silicon oxide layer is formed.
    • 公开了用于形成能够在不导致工艺故障的细导电图案之间绝缘的半导体器件的氧化硅层的形成方法,以及用于形成具有氧化硅层的布线的方法。 在半导体衬底上形成导电图案之后,在导电图案和半导体衬底上依次形成抗氧化层。 抗氧化层防止氧化剂渗透到导电图案和半导体衬底中。 通过在抗氧化层上涂覆可回流氧化材料同时掩埋导电图案来形成可回流氧化物层。 通过热处理可回流氧化物层形成氧化硅层。 然后,在导电图案和暴露于半导体基板的抗氧化层之间填充的氧化硅层被蚀刻以形成接触孔,从而形成半导体器件的布线。 因此,在其间具有微细间隔的导电图案之间形成平面氧化硅层,而不产生空隙。 此外,当形成氧化硅层时,可以防止在导电图案中充当导体的金属层图案被氧化。