会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • Structure and method for depuncturing punctured codes for radix-4 branch metric calculation in high-speed viterbi decoder
    • 用于在高速维特比解码器中进行基数4分支度量计算的去穿孔穿孔码的结构和方法
    • US06732326B2
    • 2004-05-04
    • US09846477
    • 2001-04-30
    • Eun-A ChoiJin-Ho KimNae-Soo KimDeock-Gil Oh
    • Eun-A ChoiJin-Ho KimNae-Soo KimDeock-Gil Oh
    • H03M1341
    • H03M13/6362H03M13/395H03M13/3961H03M13/41H03M13/4107
    • A structure and a method for depuncturing an input bit stream being input to a Viterbi decoder when the Viterbi decoder is designed by using a Radix-4 branch metric calculator in a method for designing the Viterbi decoder that decodes a punctured code at a high-speed, are disclosed. A depuncture structure for Radix-4 branch metric calculation in a high-speed Viterbi decoder includes four FIFOs, four multiplexers, and one Radix-4 branch metric calculator. Two input bit streams of I and Q are connected to two upper FIFOs and two lower FIFOs. An output terminal of FIFO is connected to upper and lower multiplexers of the next stage. One output terminal of each multiplexer is connected to Radix-4 branch metric calculator. As a result, Radix-4 branch metric calculation can be achieved by using the same clock as a clock speed of the input I and Q bit streams. This structure and this method can be applied to a depuncturing process for Radix-4 branch metric calculation of all punctured codes derived from ½ code.
    • 在维特比解码器被设计成通过在设计维特比解码器的方法中设计的维特比解码器的结构和方法被输入到维特比解码器,该维特比解码器以高速解码穿孔码 ,被披露。 在高速维特比解码器中用于基数4分支度量计算的解穿孔结构包括四个FIFO,四个多路复用器和一个基数-4分支度量计算器。 I和Q的两个输入比特流连接到两个较高的FIFO和两个较低的FIFO。 FIFO的输出端子连接到下一级的上下复用器。 每个多路复用器的一个输出端连接到基数-4分支度量计算器。 因此,可以通过使用与输入I和Q位流的时钟速度相同的时钟来实现基数-4分支度量计算。 该结构和该方法可以应用于从½码导出的所有穿孔码的基数-4分支度量计算的解穿孔过程。
    • 9. 发明授权
    • LDPC decoding apparatus and method with low computational complexity algorithm
    • 具有低计算复杂度算法的LDPC解码装置和方法
    • US07539920B2
    • 2009-05-26
    • US11265451
    • 2005-11-02
    • Eun-A ChoiNae-Soo KimDeock-Gil OhJi-Won Jung
    • Eun-A ChoiNae-Soo KimDeock-Gil OhJi-Won Jung
    • H03M13/00
    • H03M13/11
    • Provided are an LDPC decoding apparatus and method using a sequential decoding algorithm having a partial group, capable of reducing the number of an iterative decoding by more than half without degrading the performance and increasing an amount of computation. The LDPC decoding method includes the steps of: receiving a prior probability information (channel values) based on information on channel values associated with distance between symbol signals in constellation related to the received noise and LDPC encoded data, and initializing bit nodes; dividing check nodes into partial groups before updating check node information based on the prior probability information, and performing a decoding by applying a sequential decoding algorithm; determining whether a parity check equations are satisfied; and outputting decoded messages obtained when satisfying the parity check equation or after terminating an iterative processor by a termination algorithm.
    • 提供了一种使用具有部分组的顺序解码算法的LDPC解码装置和方法,其能够将迭代解码的数量减少一半以上,而不降低性能并增加计算量。 LDPC解码方法包括以下步骤:基于与接收到的噪声相关的星座中的符号信号与LDPC编码数据之间的距离相关的信道值的信息,以及初始化比特节点,接收先验概率信息(信道值) 在根据先验概率信息更新校验节点信息之前,将校验节点划分为部分组,并通过应用顺序解码算法执行解码; 确定是否满足奇偶校验方程; 并输出在满足奇偶校验方程时获得的解码消息,或者通过终止算法终止迭代处理器。