专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06333623B1 Complementary follower output stage circuitry and method for low dropout voltage regulator 有权
标题翻译：互补跟随器输出级电路和低压差稳压器的方法
公开(公告)号：US06333623B1
公开(公告)日：2001-12-25
申请号：US09703183
申请日：2000-10-30
申请人： David A. Heisley , Tony R. Larson
发明人： David A. Heisley , Tony R. Larson
IPC分类号： G05F140
CPC分类号： G05F1/575
摘要： A low drop-out (“LDO”) voltage regulator includes an output stage of having a pass device and a discharge device arranged in complementary voltage follower configurations to both source load current to and sink load current from a regulated output voltage conductor. The pass device and the discharge device are controlled through a single feedback loop.
摘要翻译：低压差（“LDO”）电压调节器包括具有通过装置的输出级和布置在互补电压跟随器配置中的放电装置，用于来自稳压输出电压导体的源极负载电流和吸收负载电流。通过装置和放电装置通过单个反馈环路进行控制。

2. 发明申请

US20130043934A1 Analog floating gate charge loss compensation circuitry and method 有权
标题翻译：模拟浮栅电荷损耗补偿电路及方法
公开(公告)号：US20130043934A1
公开(公告)日：2013-02-21
申请号：US13199002
申请日：2011-08-17
申请人： David A. Heisley , Allan T. Mitchell
发明人： David A. Heisley , Allan T. Mitchell
IPC分类号： H03F3/45 , H03K17/693 , G05F3/02
CPC分类号： H03F3/45475 , H03F2203/45546 , H03F2203/45548
摘要： An analog floating gate circuit (10-3, 10-4) includes a first sense transistor (21, 3), a first storage capacitor (20, 5), and first (24, 4) and second (31A, 42) tunneling regions. Various portions of a first floating gate conductor (12, 2) form a floating gate of the first sense transistor, a floating first plate of the first storage capacitor (20, 5), a floating first plate of the first tunneling region, and a floating first plate of the second tunneling region, respectively. A second plate of the first storage capacitor is coupled to a first reference voltage (VREF, GND), and a second plate of the second tunneling region is coupled to a second reference voltage (VPROG/GND). Compensation circuitry (44-1, 44-2) is coupled to the first floating gate conductor, for compensating loss of trapped charge from the first floating gate conductor.
摘要翻译：模拟浮动栅极电路（10-3,10-4）包括第一检测晶体管（21,3），第一存储电容器（20,5）和第一（24,4）和第二（31A，42）隧道地区。第一浮栅导体（12,2）的各部分形成第一检测晶体管的浮置栅极，第一存储电容器（20,5）的浮置第一板，第一隧穿区域的浮置第一板，以及第分别是第二隧道区的浮动第一板。第一存储电容器的第二板耦合到第一参考电压（VREF，GND），并且第二隧穿区域的第二板耦合到第二参考电压（VPROG / GND）。补偿电路（44-1,44-2）耦合到第一浮栅导体，用于补偿来自第一浮栅导体的俘获电荷损失。

3. 发明授权

US06188212B1 Low dropout voltage regulator circuit including gate offset servo circuit powered by charge pump 有权
标题翻译：低压差稳压电路包括由电荷泵供电的门偏移伺服电路
公开(公告)号：US06188212B1
公开(公告)日：2001-02-13
申请号：US09560972
申请日：2000-04-28
申请人： Tony R. Larson , David A. Heisley , R. Mark Stitt , Rodney T. Burt
发明人： Tony R. Larson , David A. Heisley , R. Mark Stitt , Rodney T. Burt
IPC分类号： G05F140
CPC分类号： G05F1/56
摘要： A low drop out voltage regulator includes an error amplifier (12) having a first input coupled to a first reference voltage (VREF), a second input receiving a feedback signal, and an output (15) producing an output signal (VAMPOUT). An output transistor (18) has a gate, a drain coupled to an unregulated input voltage (VIN), and a source coupled to produce a regulated output voltage (VOUT) on an output conductor (19). A feedback circuit (20,22) is coupled between the output conductor (19) and a reference voltage (GND) to produce the feedback signal. A capacitor (16) is coupled between the output (15) of the error amplifier and the gate (17) of the output transistor (18). A servo amplifier (24) has a first input coupled to a second reference voltage (VVREF), a second input coupled to the output (15) of the error amplifier. A low current charge pump circuit (26B) supplies an output current into a supply voltage terminal of the servo amplifier. A variable reference voltage circuit (27) produces the second reference voltage (VVREF) so as to increase the dynamic range of the voltage regulator. An output current sensing circuit (37) operates to produce a control signal (29) representative of the drain current of the output transistor (18), the variable reference voltage circuit (27) having an input coupled to receive the control signal (29).
摘要翻译：低压降稳压器包括误差放大器（12），其具有耦合到第一参考电压（VREF）的第一输入端，接收反馈信号的第二输入端和产生输出信号（VAMPOUT）的输出端（15）。输出晶体管（18）具有栅极，耦合到未调节输入电压（VIN）的漏极和耦合以在输出导体（19）上产生调节输出电压（VOUT）的源极。反馈电路（20,22）耦合在输出导体（19）和参考电压（GND）之间以产生反馈信号。电容器（16）耦合在误差放大器的输出端（15）和输出晶体管（18）的栅极（17）之间。伺服放大器（24）具有耦合到第二参考电压（VVREF）的第一输入端，耦合到误差放大器的输出端（15）的第二输入端。低电流电荷泵电路（26B）向伺服放大器的电源电压端提供输出电流。可变参考电压电路（27）产生第二参考电压（VVREF），以便增加电压调节器的动态范围。输出电流检测电路（37）用于产生表示输出晶体管（18）的漏极电流的控制信号（29），可变参考电压电路（27）具有耦合以接收控制信号（29）的输入端，。

4. 发明授权

US06201375B1 Overvoltage sensing and correction circuitry and method for low dropout voltage regulator 有权
标题翻译：用于低压差稳压器的过压检测和校正电路及方法
公开(公告)号：US06201375B1
公开(公告)日：2001-03-13
申请号：US09560376
申请日：2000-04-28
申请人： Tony R. Larson , David A. Heisley
发明人： Tony R. Larson , David A. Heisley
IPC分类号： G05F1573
CPC分类号： G05F1/573
摘要： An LDO voltage regulator includes an error amplifier having a first input coupled to a first reference voltage, a second input receiving a feedback signal, and an output producing a first control signal. An output transistor has a gate, a drain coupled to an unregulated input voltage, and a source coupled to produce a regulated output voltage on an output conductor. A feedback circuit is coupled between the output conductor and a second reference voltage. An overvoltage comparator has a first input coupled to receive the first reference voltage and a second input coupled to respond to the feedback signal to produce a discharge control signal indicating occurrence of an output overvoltage of at least a predetermined magnitude to control a discharge transistor coupled between the output conductor and the second reference voltage. An output current sensing circuit produces a control current representative of the drain current of the output transistor. An offset capacitor is coupled between the output of the error amplifier and the gate of the output transistor, and a servo amplifier has a first input coupled to receive a third reference voltage, a second input coupled to the output of the error amplifier, and an output coupled to the gate of the output transistor to produce a second control signal thereon. A current sensor circuit, a current capacitor, and an AND circuit operate to allow the discharge transistor to be turned on only if the output current is below a certain level.
摘要翻译： LDO电压调节器包括具有耦合到第一参考电压的第一输入端的误差放大器，接收反馈信号的第二输入端和产生第一控制信号的输出。输出晶体管具有栅极，耦合到未调节输入电压的漏极和耦合以在输出导体上产生稳定输出电压的源极。反馈电路耦合在输出导体和第二参考电压之间。过电压比较器具有耦合以接收第一参考电压的第一输入和耦合以响应于反馈信号的第二输入，以产生指示出现至少预定幅度的输出过电压的放电控制信号，以控制耦合在输出导体和第二参考电压。输出电流感测电路产生表示输出晶体管的漏极电流的控制电流。偏移电容器耦合在误差放大器的输出端和输出晶体管的栅极之间，伺服放大器具有耦合以接收第三参考电压的第一输入端，耦合到误差放大器的输出端的第二输入端和输出耦合到输出晶体管的栅极以在其上产生第二控制信号。当电流传感器电路，电流电容器和“与”电路工作时，只有当输出电流低于一定水平时才允许放电晶体管导通。

5. 发明授权

US4999585A Circuit technique for cancelling non-linear capacitor-induced harmonic distortion 失效
标题翻译：用于消除非线性电容器引起的谐波失真的电路技术
公开(公告)号：US4999585A
公开(公告)日：1991-03-12
申请号：US432544
申请日：1989-11-06
申请人： Rodney T. Burt , Timothy V. Kalthoff , David A. Heisley , R. Mark Stitt, II
发明人： Rodney T. Burt , Timothy V. Kalthoff , David A. Heisley , R. Mark Stitt, II
IPC分类号： H03F1/32
CPC分类号： H03F1/32 , H03F2200/261
摘要： Circuitry for reducing harmonic distortion in an amplifier includes a first transistor having a first non-linear collector-to-substrate capacitance, a first load device coupled to a collector of the first transistor, a first current source coupled to an emitter of the first transistor, a first conductor conducting an input voltage coupled to a base of the first transistor, and a second conductor coupled to the first load device and conducting an output voltage of the amplifier. The first transistor produces a first non-linear current in the first non-linear collector-to-substrate capacitance in response to the input voltage. A second transistor has a second non-linear collector-to-substrate capacitance. A second current source is coupled to an emitter of the second transistor. The first conductor is coupled to apply the input voltage to a base of the second transistor. The second transistor produces a second non-linear current in the second non-linear collector-to-substrate capacitance in response to the input voltage. A current mirror receives a collector current of the second transistor. The current mirror produces in the second conductor a correction signal substantially equal and opposite to the first non-linear current.
摘要翻译：用于减小放大器中的谐波失真的电路包括具有第一非线性集电极到衬底电容的第一晶体管，耦合到第一晶体管的集电极的第一负载装置，耦合到第一晶体管的发射极的第一电流源传导耦合到第一晶体管的基极的输入电压的第一导体和耦合到第一负载装置并传导放大器的输出电压的第二导体。第一晶体管响应于输入电压在第一非线性集电极到衬底电容中产生第一非线性电流。第二晶体管具有第二非线性集电极到衬底电容。第二电流源耦合到第二晶体管的发射极。第一导体被耦合以将输入电压施加到第二晶体管的基极。第二晶体管响应于输入电压在第二非线性集电极到基板电容中产生第二非线性电流。电流镜接收第二晶体管的集电极电流。电流镜在第二导体中产生与第一非线性电流基本相等和相反的校正信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式