专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

71. 发明授权

US08230433B2 Shared performance monitor in a multiprocessor system 失效
标题翻译：多处理器系统中的共享性能监视器
公开(公告)号：US08230433B2
公开(公告)日：2012-07-24
申请号：US11768777
申请日：2007-06-26
申请人： George Chiu , Alan G. Gara , Valentina Salapura
发明人： George Chiu , Alan G. Gara , Valentina Salapura
IPC分类号： G06F9/46 , G06F11/00 , G06F9/00
CPC分类号： G06F11/348 , G06F11/3409 , G06F2201/86 , G06F2201/88 , Y02D10/34
摘要： A performance monitoring unit (PMU) and method for monitoring performance of events occurring in a multiprocessor system. The multiprocessor system comprises a plurality of processor devices units, each processor device for generating signals representing occurrences of events in the processor device, and, a single shared counter resource for performance monitoring. The performance monitor unit is shared by all processor cores in the multiprocessor system. The PMU comprises: a plurality of performance counters each for counting signals representing occurrences of events from one or more the plurality of processor units in the multiprocessor system; and, a plurality of input devices for receiving the event signals from one or more processor devices of the plurality of processor units, the plurality of input devices programmable to select event signals for receipt by one or more of the plurality of performance counters for counting, wherein the PMU is shared between multiple processing units, or within a group of processors in the multiprocessing system. The PMU is further programmed to monitor event signals issued from non-processor devices.
摘要翻译：用于监视在多处理器系统中发生的事件的性能的性能监视单元（PMU）和方法。多处理器系统包括多个处理器设备单元，用于产生表示处理器设备中事件发生的信号的每个处理器设备，以及用于性能监控的单个共享计数器资源。性能监视器单元由多处理器系统中的所有处理器核共享。 PMU包括：多个性能计数器，每个用于对表示来自多处理器系统中的一个或多个处理器单元的事件进行计数的信号; 以及多个输入装置，用于从所述多个处理器单元中的一个或多个处理器装置接收事件信号，所述多个输入装置可编程以选择事件信号以供所述多个性能计数器中的一个或多个用于计数，其中PMU在多处理单元之间或多处理系统中的一组处理器内共享。 PMU进一步被编程为监视从非处理器设备发出的事件信号。

72. 发明授权

US08135917B2 Method and apparatus for filtering snoop requests using stream registers 有权
标题翻译：使用流寄存器对窥探请求进行过滤的方法和装置
公开(公告)号：US08135917B2
公开(公告)日：2012-03-13
申请号：US12137325
申请日：2008-06-11
申请人： Matthias A. Blumrich , Alan G. Gara , Valentina Salapura
发明人： Matthias A. Blumrich , Alan G. Gara , Valentina Salapura
IPC分类号： G06F12/00 , G06F13/00
CPC分类号： G06F12/0831 , G06F12/0822 , G06F2212/507 , Y02D10/13
摘要： A method and apparatus for supporting cache coherency in a multiprocessor computing environment having multiple processing units, each processing unit having a local cache memory associated therewith. A snoop filter device is associated with each processing unit and includes at least one snoop filter primitive implementing filtering method based on usage of stream registers sets and associated stream register comparison logic. From the plurality of stream registers sets, at least one stream register set is active, and at least one stream register set is labeled historic at any point in time. In addition, the snoop filter block is operatively coupled with cache wrap detection logic whereby the content of the active stream register set is switched into a historic stream register set upon the cache wrap condition detection, and the content of at least one active stream register set is reset. Each filter primitive implements stream register comparison logic that determines whether a received snoop request is to be forwarded to the processor or discarded.
摘要翻译：一种用于在具有多个处理单元的多处理器计算环境中支持高速缓存一致性的方法和装置，每个处理单元具有与其相关联的本地高速缓冲存储器。窥探过滤设备与每个处理单元相关联并且包括至少一个基于流寄存器集合和相关流寄存器比较逻辑的使用实现过滤方法的窥探过滤器原语。从多个流寄存器组中，至少一个流寄存器组是有效的，并且至少一个流寄存器集合在任何时间点被标记为历史。另外，监听滤波器块可操作地与高速缓存包检测逻辑耦合，从而将活动流寄存器集合的内容切换到在高速缓存环绕条件检测时设置的历史流寄存器，并且至少一个活动流寄存器集合的内容被复位。每个滤波器基元实现流寄存器比较逻辑，其确定接收的窥探请求是否被转发到处理器或丢弃。

73. 发明授权

US08127078B2 High performance unaligned cache access 有权
标题翻译：高性能未对齐缓存访问
公开(公告)号：US08127078B2
公开(公告)日：2012-02-28
申请号：US12572416
申请日：2009-10-02
申请人： Michael K. Gschwind , Valentina Salapura
发明人： Michael K. Gschwind , Valentina Salapura
IPC分类号： G06F12/00
CPC分类号： G06F12/0886
摘要： A cache memory device and method for operating the same. One embodiment of the cache memory device includes an address decoder decoding a memory address and selecting a target cache line. A first cache array is configured to output a first cache entry associated with the target cache line, and a second cache array coupled to an alignment unit is configured to output a second cache entry associated with the alignment cache line. The alignment unit coupled to the address decoder selects either the target cache line or a neighbor cache line proximate the target cache line as an alignment cache line output. Selection of either the target cache line or a neighbor cache line is based on an alignment bit in the memory address. A tag array cache is split into even and odd cache lines tags, and provides one or two tags for every cache access.
摘要翻译：一种高速缓冲存储器件及其操作方法。高速缓冲存储器设备的一个实施例包括解码存储器地址并选择目标高速缓存行的地址译码器。第一高速缓存阵列被配置为输出与目标高速缓存行相关联的第一高速缓存条目，并且耦合到对准单元的第二高速缓存阵列被配置为输出与对准高速缓存行相关联的第二高速缓存条目。耦合到地址解码器的对准单元选择目标高速缓存线或邻近目标高速缓存行的相邻高速缓存行作为对准高速缓存行输出。目标高速缓存行或相邻高速缓存行的选择基于存储器地址中的对齐位。标签数组高速缓存分为偶数和奇数缓存行标签，并为每个高速缓存访问提供一个或两个标签。

74. 发明授权

US08103832B2 Method and apparatus of prefetching streams of varying prefetch depth 失效
标题翻译：预取不同预取深度的流的方法和装置
公开(公告)号：US08103832B2
公开(公告)日：2012-01-24
申请号：US11768697
申请日：2007-06-26
申请人： Alan Gara , Martin Ohmacht , Valentina Salapura , Krishnan Sugavanam , Dirk Hoenicke
发明人： Alan Gara , Martin Ohmacht , Valentina Salapura , Krishnan Sugavanam , Dirk Hoenicke
IPC分类号： G06F13/00 , G06F13/28
CPC分类号： G06F12/0862 , G06F12/0897 , G06F2212/6026
摘要： Method and apparatus of prefetching streams of varying prefetch depth dynamically changes the depth of prefetching so that the number of multiple streams as well as the hit rate of a single stream are optimized. The method and apparatus in one aspect monitor a plurality of load requests from a processing unit for data in a prefetch buffer, determine an access pattern associated with the plurality of load requests and adjust a prefetch depth according to the access pattern.
摘要翻译：预取各种预取深度的流的预取方法和装置动态地改变预取的深度，使得多个流的数量以及单个流的命中率被优化。一方面的方法和装置监视来自预处理缓冲器中的数据的处理单元的多个负载请求，确定与多个负载请求相关联的访问模式，并根据访问模式调整预取深度。

75. 发明申请

US20110247003A1 Predictive Dynamic System Scheduling 有权
标题翻译：预测动态系统调度
公开(公告)号：US20110247003A1
公开(公告)日：2011-10-06
申请号：US12751288
申请日：2010-03-31
申请人： Liana L. Fong , Valentina Salapura , Seetharami Seelam
发明人： Liana L. Fong , Valentina Salapura , Seetharami Seelam
IPC分类号： G06F9/46
CPC分类号： G06F9/5061
摘要： Resources of a partitionable computer system are partitioned into at least first and second partitions, in accordance with a first or second mode of operation of the partitionable computer system. The system is run in the first or second mode, partitioned in accordance with the partitioning step. Periodically, it is determined whether the computer system should be switched from one mode to the other mode. If so, the computer system is run in the other mode, partitioned in accordance with the other mode. The first and second modes of operation are defined in accordance with historical observations of the partitionable computer system. The periodic determination is carried out based on predictions in accordance with the historical observations.
摘要翻译：根据可分割计算机系统的第一或第二操作模式，可分区计算机系统的资源被划分为至少第一和第二分区。系统以第一或第二模式运行，根据分区步骤进行分区。定期地，确定计算机系统是否应该从一种模式切换到另一种模式。如果是这样，则计算机系统以其他模式运行，根据其他模式进行分区。第一和第二操作模式根据可分区计算机系统的历史观察来定义。根据历史观察的预测进行周期性测定。

76. 发明申请

US20110247002A1 Dynamic System Scheduling 有权
标题翻译：动态系统调度
公开(公告)号：US20110247002A1
公开(公告)日：2011-10-06
申请号：US12751251
申请日：2010-03-31
申请人： Valentina Salapura , Seetharami Seelam
发明人： Valentina Salapura , Seetharami Seelam
IPC分类号： G06F9/50 , G06F9/46
CPC分类号： G06F9/5061 , Y02D10/22 , Y02D10/36
摘要： Resources of a partitionable computer system are partitioned into: (i) a first partition for first jobs, the first jobs being at least one of small and short running; and (ii) a second partition for second jobs, the second jobs being at least one of large and long running. The computer system is run as partitioned in the partitioning step and the partitioning is periodically re-evaluated against at least one threshold for at least one of the partitions. If the periodic re-evaluation suggests that one of the first and second partitions is underutilized, the resources of the partitionable computer system are dynamically re-partitioned to reassign at least some of the resources of the partitionable computer system from the underutilized one of the first and second partitions to another one of the first and second partitions
摘要翻译：可分区计算机系统的资源被划分为：（i）用于第一作业的第一分区，第一作业是小和短运行中的至少一个; 和（ii）用于第二作业的第二分区，所述第二作业是大的和长的运行中的至少一个。计算机系统在分区步骤中分区运行，并且针对至少一个分区的至少一个阈值周期性地重新评估分区。如果周期性重新评估表明第一和第二分区中的一个未充分利用，则可分区计算机系统的资源被动态地重新划分，以将可分区计算机系统的至少一些资源从第一以及第二分区到第一和第二分区中的另一个分区

77. 发明授权

US08015364B2 Method and apparatus for filtering snoop requests using a scoreboard 有权
标题翻译：使用记分板过滤窥探请求的方法和装置
公开(公告)号：US08015364B2
公开(公告)日：2011-09-06
申请号：US12129289
申请日：2008-05-29
申请人： Matthias A. Blumrich , Alan G. Gara , Thomas R. Puzak , Valentina Salapura
发明人： Matthias A. Blumrich , Alan G. Gara , Thomas R. Puzak , Valentina Salapura
IPC分类号： G06F12/00 , G06F13/00
CPC分类号： G06F12/0822 , G06F12/0831 , G06F2212/507 , Y02D10/13
摘要： An apparatus for implementing snooping cache coherence that locally reduces the number of snoop requests presented to each cache in a multiprocessor system. A snoop filter device associated with a single processor includes one or more “scoreboard” data structures that make snoop determinations, i.e., for each snoop request from another processor, to determine if a request is to be forwarded to the processor or, discarded. At least one scoreboard is active, and at least one scoreboard is determined to be historic at any point in time. A snoop determination of the queue indicates that an entry may be in the cache, but does not indicate its actual residence status. In addition, the snoop filter block implementing scoreboard data structures is operatively coupled with a cache wrap detection logic means whereby, upon detection of a cache wrap condition, the content of the active scoreboard is copied into a historic scoreboard and the content of at least one active scoreboard is reset.
摘要翻译：用于实现窥探高速缓存一致性的装置，其本地地减少呈现给多处理器系统中的每个缓存的窥探请求的数量。与单个处理器相关联的窥探过滤器装置包括一个或多个“记分板”数据结构，其进行窥探确定，即，来自另一个处理器的每个窥探请求，以确定请求是否被转发到处理器或被丢弃。至少一个记分牌是活跃的，并且至少一个记分牌被确定为在任何时间点的历史。队列的窥探确定表示一个条目可能在缓存中，但不表示其实际居住状态。此外，实现记分板数据结构的窥探过滤器块与高速缓存包检测逻辑装置可操作地耦合，由此在检测到缓存包装条件时，将活动记分板的内容复制到历史记分板中，并且至少一个活动记分板重置。

78. 发明申请

US20110173399A1 DISTRIBUTED PARALLEL MESSAGING FOR MULTIPROCESSOR SYSTEMS 失效
标题翻译：用于多处理器系统的分布式并行消息传递
公开(公告)号：US20110173399A1
公开(公告)日：2011-07-14
申请号：US12693972
申请日：2010-01-26
申请人： Dong Chen , Philip Heidelberger , Valentina Salapura , Robert M. Senger , Burkhard Steinmacher-Burow , Yutaka Sugawara
发明人： Dong Chen , Philip Heidelberger , Valentina Salapura , Robert M. Senger , Burkhard Steinmacher-Burow , Yutaka Sugawara
IPC分类号： G06F15/16 , G06F12/02 , G06F15/173 , G06F15/76 , G06F9/06
CPC分类号： G06F9/30021 , G06F9/3001 , G06F9/30018 , G06F9/30145 , G06F11/3024 , G06F11/3409 , G06F11/348 , G06F15/17362 , G06F15/17381 , G06F15/17393 , G06F2201/88 , H04L67/10
摘要： A method and apparatus for distributed parallel messaging in a parallel computing system. The apparatus includes, at each node of a multiprocessor network, multiple injection messaging engine units and reception messaging engine units, each implementing a DMA engine and each supporting both multiple packet injection into and multiple reception from a network, in parallel. The reception side of the messaging unit (MU) includes a switch interface enabling writing of data of a packet received from the network to the memory system. The transmission side of the messaging unit, includes switch interface for reading from the memory system when injecting packets into the network.
摘要翻译：一种并行计算系统中分布式并行消息传递的方法和装置。该装置在多处理器网络的每个节点处包括多个注入消息传递引擎单元和接收消息传递引擎单元，每个实现一个DMA引擎，并且每个支持同时支持来自网络的多个分组注入和多个接收。消息接收单元（MU）的接收侧包括能够将从网络接收到的分组的数据写入存储器系统的切换接口。消息传送单元的发送侧包括用于在将分组注入网络时从存储器系统读取的切换接口。

79. 发明授权

US07620756B2 Method and apparatus for updating wide storage array over a narrow bus 有权
标题翻译：用于在窄总线上更新宽存储阵列的方法和装置
公开(公告)号：US07620756B2
公开(公告)日：2009-11-17
申请号：US11507306
申请日：2006-08-21
申请人： Alan G. Gara , Michael K. Gschwind , Valentina Salapura
发明人： Alan G. Gara , Michael K. Gschwind , Valentina Salapura
IPC分类号： G06F13/12 , G06F13/38
CPC分类号： G06F13/4018 , Y02D10/14 , Y02D10/151
摘要： A method and apparatus for transferring wide data (e.g., n bits) from a narrow bus (m bits, where m
摘要翻译：一种用于从窄总线（m位，其中m

80. 发明申请

US20090007134A1 SHARED PERFORMANCE MONITOR IN A MULTIPROCESSOR SYSTEM 失效
标题翻译：多处理器系统中的共享性能监视器
公开(公告)号：US20090007134A1
公开(公告)日：2009-01-01
申请号：US11768777
申请日：2007-06-26
申请人： George Chiu , Alan G. Gara , Valentina Salapura
发明人： George Chiu , Alan G. Gara , Valentina Salapura
IPC分类号： G06F9/46
CPC分类号： G06F11/348 , G06F11/3409 , G06F2201/86 , G06F2201/88 , Y02D10/34
摘要： A performance monitoring unit (PMU) and method for monitoring performance of events occurring in a multiprocessor system. The multiprocessor system comprises a plurality of processor devices units, each processor device for generating signals representing occurrences of events in the processor device, and, a single shared counter resource for performance monitoring. The performance monitor unit is shared by all processor cores in the multiprocessor system. The PMU comprises: a plurality of performance counters each for counting signals representing occurrences of events from one or more the plurality of processor units in the multiprocessor system; and, a plurality of input devices for receiving the event signals from one or more processor devices of the plurality of processor units, the plurality of input devices programmable to select event signals for receipt by one or more of the plurality of performance counters for counting, wherein the PMU is shared between multiple processing units, or within a group of processors in the multiprocessing system. The PMU is further programmed to monitor event signals issued from non-processor devices.
摘要翻译：用于监视在多处理器系统中发生的事件的性能的性能监视单元（PMU）和方法。多处理器系统包括多个处理器设备单元，用于产生表示处理器设备中事件发生的信号的每个处理器设备，以及用于性能监控的单个共享计数器资源。性能监视器单元由多处理器系统中的所有处理器核共享。 PMU包括：多个性能计数器，每个用于对表示来自多处理器系统中的一个或多个处理器单元的事件进行计数的信号; 以及多个输入装置，用于从所述多个处理器单元中的一个或多个处理器装置接收事件信号，所述多个输入装置可编程以选择事件信号以供所述多个性能计数器中的一个或多个用于计数，其中PMU在多处理单元之间或多处理系统中的一组处理器内共享。 PMU进一步被编程为监视从非处理器设备发出的事件信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式