会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 53. 发明授权
    • Common bus communication system with reduced interface memories
    • 具有减少接口存储器的公共总线通信系统
    • US5144621A
    • 1992-09-01
    • US766178
    • 1991-09-27
    • Haruhiko KinashiToshiyuki Watanabe
    • Haruhiko KinashiToshiyuki Watanabe
    • H04L13/08H04L29/06
    • H04L29/06
    • In a common bus communication system in which multiple bus interfaces (2) are connected to the common bus, each bus interface comprises a main memory (21) and an auxiliary memory (28, 29). When a packet destined to the own interface is detected by an address detector (22), memory control data is stored into the auxiliary memory in a location corresponding to a destination user terminal (5.sub.i) as well as to the location of the packet in the main memory. When a read request is received from the destination user terminal, control data is fetched from the auxiliary memory and a packet in the data memory is accessed according to the fetched control data, and a copy of the accessed packet is sent to the destination user terminal, and following the transmission the control data is updated. Packets propagating along the common bus are stored into the main memory according to the updated control data.
    • 在其中多个总线接口(2)连接到公共总线的公共总线通信系统中,每个总线接口包括主存储器(21)和辅助存储器(28,29)。 当通过地址检测器(22)检测到目的地为自己的接口的分组时,存储器控制数据被存储到与目的用户终端(5i)相对应的位置中的辅助存储器中以及分组的位置 主记忆 当从目的地用户终端接收到读取请求时,从辅助存储器取出控制数据,并且根据获取的控制数据访问数据存储器中的数据包,并将所访问的数据包的副本发送到目标用户终端 并且在发送之后控制数据被更新。 根据更新的控制数据,沿着公共总线传播的分组被存储到主存储器中。