会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 51. 发明申请
    • Semiconductor Manufacturing Apparatus
    • 半导体制造装置
    • US20050028739A1
    • 2005-02-10
    • US10710841
    • 2004-08-06
    • Masuhiro NatsuharaHirohiko Nakata
    • Masuhiro NatsuharaHirohiko Nakata
    • C23C16/00C23C16/458H01L21/68H01L21/683
    • C23C16/4586C23C16/4581
    • According to the present invention, a wafer holder is supported by support pieces mounted on a pedestal and is installed within the processing chamber of a semiconductor manufacturing device, wherein the lift pins are set up anchored to the semiconductor-manufacturing-device chamber and the pedestal is driven vertically, thereby running the wafer holder up/down to thrust the lift pins out from, or retract them into, the top side of the wafer holder, which makes it possible to dechuck wafers from and pocket them into the holder. Consequently, leveling the height of the tip ends of the plurality of lift pins is facilitated and synchronization problems are completely eliminated besides, which thus makes it possible to prevent wafer drop-off during wafer dechucking/pocketing. And since a mechanism for synchronously driving the plural lift pins up/down is unnecessary, the device overall can be made more compact.
    • 根据本发明,晶片保持器由安装在基座上的支撑件支撑并安装在半导体制造装置的处理室内,其中提升销被固定在半导体制造装置室和基座 被垂直驱动,从而使晶片保持器上/下移动以将提升销推出或者将其退回到晶片保持器的顶侧,这使得可以将晶片从其中取出并将其包入保持器中。 因此,除了多个提升销的顶端的高度以外,还能够完全消除同步问题,从而可以防止晶片脱胶/贴片期间的晶片脱落。 并且,由于不需要同时驱动多个提升销的机构,因此能够使装置整体更加紧凑。
    • 56. 发明授权
    • Substrate holding structure and substrate processing device
    • 基板保持结构和基板处理装置
    • US07618494B2
    • 2009-11-17
    • US10568683
    • 2004-08-18
    • Sumi TanakaTetsuya SaitoMasuhiro NatsuharaHirohiko Nakata
    • Sumi TanakaTetsuya SaitoMasuhiro NatsuharaHirohiko Nakata
    • H01L21/00C23C16/00C23C14/00
    • H01L21/68792H01L21/67103
    • The object of the present invention is to prevent damage due to thermal stress induced into a substrate holding table in a substrate holding structure for holding a substrate to be processed. In the substrate holding structure having the substrate holding table arranged at the top of a support column, a flanged part is defined by an inner circumferential surface and an outer circumferential surface at a joint between the support column and the substrate holding table. The inner circumferential surface is formed of an inclined surface, which is inclined such that the inner diameter of the flanged part successively increases as approaching the lower surface of the substrate holding table. On the lower surface of the substrate holding table to which the flanged part is joined, a U-shaped groove is formed so as to correspond to the outer circumferential surface of the flanged part.
    • 本发明的目的是防止由于在用于保持待处理的基板的基板保持结构中引入基板保持台的热应力的损坏。 在具有布置在支撑柱的顶部的基板保持台的基板保持结构中,由支撑柱和基板保持台之间的接合处的内周面和外周面限定凸缘部。 内圆周表面由倾斜的表面形成,使得当接近基板保持台的下表面时,凸缘部分的内径依次增加。 在与凸缘部接合的基板保持台的下表面上形成有与凸缘部的外周面对应的U字形槽。
    • 59. 发明授权
    • Ceramic susceptor
    • 陶瓷感受器
    • US07394043B2
    • 2008-07-01
    • US11160825
    • 2005-07-12
    • Akira KuibiraMasuhiro NatsuharaHirohiko Nakata
    • Akira KuibiraMasuhiro NatsuharaHirohiko Nakata
    • H05B3/68
    • H01L21/67103H05B3/265
    • Ceramic susceptor whose wafer-retaining face has superior isothermal properties, and that is suited to utilization in apparatuses for manufacturing semiconductors and in liquid-crystal manufacturing apparatuses. In plate-shaped sintered ceramic body 1, resistive heating element 2 is formed. Fluctuation in pullback length L between sintered ceramic body outer-peripheral edge 1a and resistive heating element substantive-domain outer-peripheral edge 2a is within ±0.8%, while isothermal rating of the entire surface of the wafer-retaining face is ±1.0% or less. Preferable is a superior isothermal rating of ±0.5% or less that can be achieved by bringing the fluctuation in pullback length L to within ±0.5%.
    • 其晶片保持面具有优异的等温性能,适用于半导体制造装置和液晶制造装置的陶瓷基座。 在板状烧结陶瓷体1中,形成电阻加热元件2。 烧结陶瓷体外周边缘1a和电阻加热元件本体外缘边缘2a之间的回拉长度L的波动在±0.8%以内,而晶片保持面的整个表面的等温额定值为±1.0 % 或更少。 优选的等温额定值为±0.5%以下,通过使拉回长度L的波动在±0.5%以内可以实现。