会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 41. 发明申请
    • Electric Lock Device
    • 电锁装置
    • US20070295044A1
    • 2007-12-27
    • US11659999
    • 2005-09-20
    • Tetsuyuki TsukanoTakahiro Okada
    • Tetsuyuki TsukanoTakahiro Okada
    • E05B47/00
    • E05B47/0012B60R25/02153E05B2047/0017E05B2047/0024Y10T70/5664Y10T70/5956Y10T70/7102
    • An electric lock device including a movable member, a cam plate (5) rotated in an unlocking direction and a locking direction by the driving of a drive source, and a lock member (8) including a cam contact surface (10) in contact with a sliding surface (6) of the cam plate (5). The lock member (8) follows the sliding surface (6) to be displaced between a locking position for inhibiting the movement of the movable member and an unlocking position for allowing the movement of the movable member. The cam profile of the sliding surface (6) is set so that the rotary torque of the cam plate (5) necessary for moving the lock member (8) from the locking position to the unlocking position can be maintained at approximately a constant value.
    • 一种电锁装置,包括可动构件,通过驱动源的驱动而沿解锁方向旋转的凸轮板(5)和锁定方向;以及锁定构件(8),包括与凸轮接触表面(10)接触的凸轮接触表面 凸轮板(5)的滑动表面(6)。 锁定构件(8)跟随滑动表面(6),以在用于阻止可动构件的移动的锁定位置和用于允许可动构件的移动的解锁位置之间移动。 滑动面(6)的凸轮轮廓被设定为使得将锁定构件(8)从锁定位置移动到解锁位置所需的凸轮板(5)的旋转扭矩能够保持在大致恒定值。
    • 42. 发明授权
    • Transmitting apparatus and method and provision medium
    • 传输装置及方法及配套介质
    • US07158475B1
    • 2007-01-02
    • US09936337
    • 2000-03-10
    • Yasunari IkedaTamotsu IkedaTakahiro Okada
    • Yasunari IkedaTamotsu IkedaTakahiro Okada
    • H04J11/00H04J3/06
    • H04L27/2626
    • Influence from an adjacent signal is prevented even if a guard band is not provided.A phase comparison unit 21 compares a reference window signal input to a PLL circuit 4 and a window signal supplied from a frequency division circuit 22 and outputs the comparison result to an LPF 23. The LPF 23 extracts a low frequency component from the input signal and outputs the same to a voltage controlled oscillator 24. The signal output from the voltage controlled oscillator 24 is supplied as a clock to units of an OFDM modulation circuit 2 and, at the same time, supplied to the frequency division circuit 22. The frequency division circuit 22 divides the frequency of the supplied signal to thereby generate a new window signal and supplies the same to an IFFT unit 13. Further, the generated window signal is supplied to a PLL circuit 5. The PLL circuit 5 generates a clock for controlling a frequency modulation circuit 3 based on the supplied window signal.
    • 即使没有提供保护带,也防止相邻信号的影响。 相位比较单元21比较输入到PLL电路4的参考窗口信号和从分频电路22提供的窗口信号,并将比较结果输出到LPF 23。 LPF23从输入信号中提取低频分量,并将其输出到压控振荡器24。 从压控振荡器24输出的信号作为时钟被提供给OFDM调制电路2的单元,同时被提供给分频电路22。 分频电路22对所提供的信号的频率进行分频,从而生成新的窗口信号,并将其提供给IFFT单元13。 此外,生成的窗口信号被提供给PLL电路5。 PLL电路5基于所提供的窗口信号产生用于控制频率调制电路3的时钟。
    • 43. 发明申请
    • Reception terminal apparatus
    • 接收终端设备
    • US20060293015A1
    • 2006-12-28
    • US11472461
    • 2006-06-22
    • Kohei MoriTakahiro Okada
    • Kohei MoriTakahiro Okada
    • H04B1/06H04B7/00
    • H04B7/0802
    • The present invention provides a reception terminal apparatus that can receive signals in a stable state with a simple configuration and hence is highly suitable for mobile reception. The reception terminal apparatus includes an input section that selectively inputs a reception signal from reception signals of a plurality of types in different states of reception, a demodulation section that demodulates the reception signal input by the input section, an error detection section that detects errors in the stream data obtained by the demodulation section by demodulating the reception signal, and a control section that determines if the number of errors as detected by the error detection section exceeds a threshold value or not and controls the input section according to the outcome of determination, the reception signal to be input to the demodulation section by the input section being switched when the number of errors exceeds the threshold value.
    • 本发明提供一种接收终端装置,其能够以简单的结构接收处于稳定状态的信号,因此非常适合于移动接收。 接收终端装置包括:输入部,其选择性地输入来自不同接收状态的多种类型的接收信号的接收信号;解调部,其对由所述输入部输入的接收信号进行解调;检错部, 通过解调接收信号由解调部分获得的流数据;以及控制部分,其确定由错误检测部分检测到的错误数是否超过阈值,并根据确定结果控制输入部分, 当错误数量超过阈值时,被输入部分输入到解调部分的接收信号被切换。
    • 45. 发明申请
    • Process for recovering serine
    • 回收丝氨酸的方法
    • US20050250189A1
    • 2005-11-10
    • US11117489
    • 2005-04-29
    • Tsuneo YamaneYugo IwasakiNamiko TakahashiTakaya YamamotoTakahiro Okada
    • Tsuneo YamaneYugo IwasakiNamiko TakahashiTakaya YamamotoTakahiro Okada
    • C12P13/06C07F9/10C12P13/04
    • C07F9/10
    • Particularly in the recovery and reuse of unreacted serine after the synthesis of phosphatidylserine by the transfer reaction of a phosphatidyl group with phospholipase D, a simple process for recovering serine in which a material inhibitory to the synthesis of phosphatidylserine can be efficiently removed is provided. The present invention provides the following processes for recovering serine. A process for recovering unreacted serine from a reaction system after the synthesis of phosphatidylserine by the transfer reaction of a phosphatidyl group with phospholipase D, comprising adding a polar organic solvent or a mixture of a polar organic solvent and water to the unreacted serine containing water-soluble fraction in which the phosphatidylserine has been removed from a reaction mixture in the reaction system and washing the fraction with the added solvent or the mixture of the solvent and water to obtain the serine. A process for recovering the serine described above, wherein the synthesis of phosphatidylserine by the transfer reaction of a phosphatidyl group with phospholipase D is performed in an aqueous system in the absence of an organic solvent. A process for recovering the serine described above, wherein the synthesis of phosphatidylserine by the transfer reaction of a phosphatidyl group with phospholipase D is performed in a two-phase system with an organic solvent and water.
    • 特别是在通过磷脂酰基与磷脂酶D的转移反应合成磷脂酰丝氨酸后的未反应丝氨酸的回收和再利用中,提供了一种简单的回收丝氨酸的方法,其中可以有效地除去抑制磷脂酰丝氨酸合成的材料。 本发明提供以下回收丝氨酸的方法。 通过磷脂酰基与磷脂酶D的转移反应合成磷脂酰丝氨酸后,从反应体系中回收未反应的丝氨酸的方法,其包括将极性有机溶剂或极性有机溶剂与水的混合物添加到含有水溶性聚合物的未反应的丝氨酸中, 其中已经从反应体系中的反应混合物中除去磷脂酰丝氨酸并用添加的溶剂或溶剂和水的混合物洗涤级分以获得丝氨酸的可溶性级分。 一种回收上述丝氨酸的方法,其中通过磷脂酰基与磷脂酶D的转移反应合成磷脂酰丝氨酸是在不存在有机溶剂的情况下在水性体系中进行的。 一种回收上述丝氨酸的方法,其中通过磷脂酰基与磷脂酶D的转移反应合成磷脂酰丝氨酸在具有有机溶剂和水的两相体系中进行。
    • 49. 发明授权
    • Receiving apparatus and receiving method
    • 接收装置和接收方法
    • US06215819B1
    • 2001-04-10
    • US09069702
    • 1998-04-29
    • Toshihisa HyakudaiTakahiro OkadaYasunari Ikeda
    • Toshihisa HyakudaiTakahiro OkadaYasunari Ikeda
    • H04B166
    • H04L27/2657H04L27/2662H04L27/2679
    • An apparatus and method for receiving an OFDM signal arranged to accurately reproduce a clock signal. I channel data and Q channel data are differential-demodulated by a differential demodulation circuit and are supplied to a ROM. The ROM reads out an intersymbol phase change amount corresponding to the differential-demodulated data and supplies it to a gate circuit. The gate circuit extracts only a component corresponding to each of pilot signals in the input data, and supplies the extracted component to a sign inversion circuit and to a selector. The selector selects the output from the gate circuit if the pilot signal is a positive frequency value or the output from the sign inversion circuit if the pilot signal is a negative frequency value, and supplies the obtained value to a cumulative addition circuit. The cumulative addition circuit performs cumulative addition of values output from the selector over a symbol period, and outputs the addition result to an average circuit. The average circuit averages the output from the cumulative addition circuit and controls the frequency of oscillation of a clock signal according to a value obtained by the average circuit.
    • 一种接收正交再现时钟信号的OFDM信号的装置和方法。 I通道数据和Q通道数据由差分解调电路进行差分解调并提供给ROM。 ROM读出对应于差分解调数据的符号间相位变化量,并将其提供给门电路。 门电路仅提取与输入数据中的每个导频信号相对应的分量,并将所提取的分量提供给符号反转电路和选择器。 如果导频信号是正频率值,则选择器选择来自门电路的输出,或者如果导频信号是负频率值,则从符号反转电路输出,并将获得的值提供给累积加法电路。 累积加法电路在符号周期执行从选择器输出的值的累加,并将相加结果输出到平均电路。 平均电路对累积加法电路的输出进行平均,并根据平均电路获得的值来控制时钟信号的振荡频率。