会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 42. 发明授权
    • Low-power, low-area high-speed receiver architecture
    • 低功耗,低面积高速接收机架构
    • US07885365B2
    • 2011-02-08
    • US11848599
    • 2007-08-31
    • Christoph HagleitnerChristian I. MenolfiMartin L. SchmatzThomas H. Toifl
    • Christoph HagleitnerChristian I. MenolfiMartin L. SchmatzThomas H. Toifl
    • H04L7/00
    • H03L7/07H03L7/0812H03L7/091H03L7/10H04L7/0008
    • A high-speed receiver includes multiple receiver components. Each receiver component includes sampling latches for receiving data, phase rotators for controlling timing of sampling of data by the sampling latches, and a clock-tracking logic stage for providing clock and data recovery. The clock-tracking logic stage is divided into a high-speed early/late (E/L) logic and aggregation counter section and a low-speed logic section, separated by a synchronization logic block. The receiver also includes a delay locked loop (DLL) for receiving an input clock signal corresponding to a data rate of the received data, providing coarse delay adjustment of the clock signal and outputting multiple clock phase vectors corresponding to the adjusted clock signal to the phase rotators on each receiver component. The phase rotators control sampling of the data based on the clock phase vectors received from the DLL. A single regulated power supply regulator regulates power supplied to the DLL and the phase rotators.
    • 高速接收机包括多个接收机组件。 每个接收器组件包括用于接收数据的采样锁存器,用于控制由采样锁存器采样数据的定时的相位旋转器以及用于提供时钟和数据恢复的时钟跟踪逻辑级。 时钟跟踪逻辑级分为高速早/晚(E / L)逻辑和聚合计数器部分以及由同步逻辑块分隔的低速逻辑部分。 接收机还包括用于接收对应于接收数据的数据速率的输入时钟信号的延迟锁定环路(DLL),提供时钟信号的粗略的延迟调整,并将对应于经调整的时钟信号的多个时钟相位矢量输出到相位 每个接收器组件上的旋转器。 相位旋转器基于从DLL接收的时钟相位矢量来控制数据的采样。 单个稳压电源调节器调节提供给DLL和相位旋转器的电源。
    • 43. 发明授权
    • Low power to analog to digital converter with small input capacitance
    • 低功耗到具有小输入电容的模数转换器
    • US07492301B1
    • 2009-02-17
    • US12181506
    • 2008-07-29
    • Christoph HagleitnerChristian I. MenolfiThomas H. Toifl
    • Christoph HagleitnerChristian I. MenolfiThomas H. Toifl
    • H03M1/12
    • H03M1/361
    • According to one embodiment of the present invention an analog to digital converter comprises a track and hold unit, a plurality of current-integrating voltage shifters connected to the track and hold unit, a plurality of latches connected to the plurality of current-integrating voltage shifters, wherein a voltage offset of each latch in the plurality of latches is adjustable, wherein each current-integrating voltage shifter in the plurality of current-integrating voltage shifters drives a latch of the plurality of latches, wherein each current-integrating voltage shifter in the plurality of current-integrating voltage shifters corresponds to a voltage range, and wherein each latch connected to a current-integrating voltage shifter corresponds to a portion of the voltage range of the current-integrating voltage shifter.
    • 根据本发明的一个实施例,模数转换器包括跟踪和保持单元,连接到跟踪和保持单元的多个电流积分电压移位器,多个锁存器,连接到多个电流积分变换器 其中,所述多个锁存器中的每个锁存器的电压偏移是可调的,其中所述多个电流积分电压移位器中的每个电流积分电压移位器驱动所述多个锁存器的锁存器,其中,所述多个锁存器中的每个电流积分电压移位器 多个电流积分电压移位器对应于电压范围,并且其中连接到电流积分电压移位器的每个锁存器对应于电流积分电压转换器的电压范围的一部分。