会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 31. 发明授权
    • Ink tank and ink-jet printer using the same
    • 墨盒和喷墨打印机使用相同
    • US06736496B2
    • 2004-05-18
    • US10134647
    • 2002-04-30
    • Yukihiro HanaokaKoji YamadaManabu Yamada
    • Yukihiro HanaokaKoji YamadaManabu Yamada
    • B41J2175
    • B41J2/17513B41J2/17503B41J2/17566B41J2002/17573
    • A printer and an ink tank for the printer capable of precisely detecting that ink has run out in a foam type ink tank. The ink chamber and an ink passage are formed in this order between the foam containing portion and the ink outlet of a foam-type ink tank. A first filter is installed between the foam containing portion and the ink passage and used to pass bubbles therethrough, whereas a second filter having a pore diameter smaller than the pore diameter of the first filter is installed between the ink chamber and the ink passage. A rectangular prism for detecting an ink end is formed on the side of the ink chamber. When the reflective surface of the rectangular prism is exposed from an ink liquid level as bubbles are gathered in the ink chamber with ink that is running short, light is reflected from the reflective surfaces and is detected by a reflection type optical sensor on the ink-jet printer side, so that the ink end can be determined. In a case where the capacity of the ink chamber is set sufficiently smaller, the ink end is detectable at a point of time when the ink has substantially run out.
    • 用于打印机的打印机和墨水罐能够精确地检测在泡沫型墨水盒中的墨水已经耗尽。 墨水室和墨水通道在泡沫容纳部分和泡沫型墨水盒的墨水出口之间依次形成。 第一过滤器安装在泡沫容纳部分和油墨通道之间并用于通过气泡,而具有小于第一过滤器孔径的孔径的第二过滤器安装在油墨室和油墨通道之间。 用于检测墨水端的矩形棱镜形成在墨水室的一侧。 当由于气泡聚集在油墨室中时,由于墨水长时间短而使矩形棱镜的反射表面从油墨液面暴露出来,所以从反射表面反射光并被反射型光学传感器检测到, 喷墨打印机侧,从而可以确定墨水端。 在墨水室的容量设定得足够小的情况下,在墨水基本上耗尽的时间点可以检测墨水端。
    • 35. 发明授权
    • Ridge waveguide-type optical semiconductor device and method of fabricating the same
    • 脊波导型光学半导体器件及其制造方法
    • US06374028B2
    • 2002-04-16
    • US09222866
    • 1998-12-30
    • Koji YamadaKoji Nakamura
    • Koji YamadaKoji Nakamura
    • G02B610
    • H01S5/22G02B2006/12097G02B2006/12176H01S5/0655H01S5/20H01S5/2004H01S5/2213H01S5/2218H01S5/2227
    • A ridge waveguide-type optical semiconductor device and a method of fabricating the same. The method of fabrication includes forming a first clad layer, a core layer, a second clad layer and a contact layer, in the stated order on a semiconductor substrate, forming a strip-shaped etching mask on the contact layer, removing the contact layer and the second clad layer selectively by etching, using the etching mask, until the core layer is exposed, so as to form a ridge including etched second clad layer, and forming a semiconductor layer by crystal growth, so as to form a mode control layer on the exposed surface of the core layer. The semiconductor device includes a semiconductor substrate, a first clad layer formed on the substrate, a core layer serving as a waveguide, on the first clad layer, and a strip-shaped second clad layer on the core layer. A mode control layer is formed on the core layer, and insulating layers are formed on the mode control layer, at opposite sides of the second clad layer. To confine light to waveguide, the mode control layer has a refractive index equal to or less than a refractive index of the core layer, and is larger than refractive indexes of the respective insulating layers.
    • 脊波导型光学半导体器件及其制造方法。 制造方法包括在半导体衬底上按顺序形成第一覆盖层,芯层,第二覆盖层和接触层,在接触层上形成条状蚀刻掩模,去除接触层和 通过蚀刻选择性地使用蚀刻掩模直到芯层露出,以便形成包括蚀刻的第二覆盖层的脊,并且通过晶体生长形成半导体层,以形成模式控制层 核心层的暴露表面。 半导体器件包括半导体衬底,在衬底上形成的第一覆盖层,用作波导的芯层,在第一覆盖层上,以及芯层上的带状第二覆盖层。 在芯层上形成模式控制层,在模式控制层上,在第二覆层的相对侧形成绝缘层。 为了将光限制在波导上,模式控制层具有等于或小于芯层的折射率的折射率,并且大于各绝缘层的折射率。
    • 38. 发明授权
    • Circuit for reproducing a clock from a multilevel QAM signal
    • 用于从多电平QAM信号再现时钟的电路
    • US06192091B1
    • 2001-02-20
    • US09082708
    • 1998-05-22
    • Koji Yamada
    • Koji Yamada
    • H04L700
    • H04L7/0062H03L7/091H04L7/0334H04L27/2273H04L2027/0028H04L2027/0057
    • In a clock reproducing circuit for use in a multilevel QAM demodulation circuit and including a clock phase error detecting circuit receiving a digital in-phase signal to generate a phase error signal, and a voltage controlled oscillator receiving the phase error signal through a loop filter, for generating a reproduced clock, the clock phase error detecting circuit comprises first and second delay circuits receiving the digital in-phase signal, the first delay circuit generating a ½-data period delayed signal, and the second delay circuit generating a one-data period delayed signal; an offset value generating circuit receiving the in-phase signal and the one-data period delayed signal for generating an offset value; a first subtracting circuit for subtracting the offset value from the ½-data period delayed signal to generate a first phase error signal; a second subtracting circuit for subtracting the one-data period delayed signal from the in-phase signal to generate a subtraction result signal; a sign inverting circuit for selectively inverting the sign of the first phase error signal on the basis of the subtraction result signal, to output a second phase error signal; a first discriminating circuit for comparing the subtraction result signal with a first threshold to output a first discrimination result signal; an addition circuit for adding the one-data period delayed signal to the in-phase signal to generate an addition result signal; a second discriminating circuit for comparing the addition result signal with a second threshold to output a second discrimination result signal; and a gate circuit controlled by the first and second discrimination result signals either to output the second phase error signal as the phase error signal or output a held signal as the phase error signal.
    • 在用于多电平QAM解调电路的时钟再现电路中,包括时钟相位误差检测电路,接收数字同相信号以产生相位误差信号,以及通过环路滤波器接收相位误差信号的压控振荡器, 为了产生再生时钟,时钟相位误差检测电路包括接收数字同相信号的第一和第二延迟电路,第一延迟电路产生1/2数据周期延迟信号,第二延迟电路产生一个数据周期 延迟信号 接收同相信号的偏移值产生电路和用于产生偏移值的单数据周期延迟信号; 第一减法电路,用于从所述1/2数据周期延迟信号中减去所述偏移值,以产生第一相位误差信号; 第二减法电路,用于从所述同相信号中减去所述一数据周期延迟信号以产生减法结果信号; 符号反相电路,用于根据减法结果信号选择性地反转第一相位误差信号的符号,以输出第二相位误差信号; 第一鉴别电路,用于将减法结果信号与第一阈值进行比较,以输出第一鉴别结果信号; 加法电路,用于将所述单数据周期延迟信号加到所述同相信号以产生相加结果信号; 第二鉴别电路,用于将相加结果信号与第二阈值进行比较,以输出第二鉴别结果信号; 以及由第一和第二判别结果信号控制的门电路,以输出第二相位误差信号作为相位误差信号,或输出保持信号作为相位误差信号。