专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明授权

US08245286B2 Information processing device, electronic certificate issuing method, and computer-readable storage medium 有权
标题翻译：信息处理装置，电子证书发行方法和计算机可读存储介质
公开(公告)号：US08245286B2
公开(公告)日：2012-08-14
申请号：US12423057
申请日：2009-04-14
申请人： Masami Nasu , Jun Satoh
发明人： Masami Nasu , Jun Satoh
IPC分类号： G06F7/04
CPC分类号： H04L63/0823
摘要： An information processing device acquires first identification information of a computer to which the device is coupled, and records correspondence information indicating a correspondence between a product key of a predetermined program and the first identification information, and second identification information with respect to the correspondence information, in the device, if a license authentication with respect to the product key based on the first identification information is successful. The device generates an individual certificate package including a unique secret key and public key for each second identification information, and records the individual certificate package in the device in correspondence with each second identification information.
摘要翻译：信息处理装置获取装置所耦合的计算机的第一识别信息，并记录表示预定程序的产品密钥与第一识别信息之间的对应关系的对应信息，以及关于对应信息的第二识别信息，在设备中，如果基于第一标识信息的关于产品密钥的许可证认证是成功的。该设备生成包含用于每个第二标识信息的唯一秘密密钥和公开密钥的单独证书包，并且将每个第二标识信息对应的单个证书包记录在设备中。

32. 发明授权

US08080290B2 Film formation method and apparatus for semiconductor process 有权
标题翻译：用于半导体工艺的成膜方法和装置
公开(公告)号：US08080290B2
公开(公告)日：2011-12-20
申请号：US12320018
申请日：2009-01-14
申请人： Kazuhide Hasebe , Nobutake Nodera , Masanobu Matsunaga , Jun Satoh , Pao-Hwa Chou
发明人： Kazuhide Hasebe , Nobutake Nodera , Masanobu Matsunaga , Jun Satoh , Pao-Hwa Chou
IPC分类号： H05H1/24 , C23C16/00
CPC分类号： H01L21/3185 , C23C16/345 , C23C16/45542
摘要： A film formation method is used for forming a silicon nitride film on a target substrate by repeating a plasma cycle and a non-plasma cycle a plurality of times, in a process field configured to be selectively supplied with a first process gas containing a silane family gas and a second process gas containing a nitriding gas and communicating with an exciting mechanism for exciting the second process gas to be supplied. The method includes obtaining a relation formula or relation table that represents relationship of a cycle mixture manner of the plasma cycle and the non-plasma cycle relative to a film quality factor of the silicon nitride film; determining a specific manner of the cycle mixture manner based on a target value of the film quality factor with reference to the relation formula or relation table; and arranging the film formation process in accordance with the specific manner.
摘要翻译：使用成膜方法在目标衬底上形成氮化硅膜，通过重复等离子体循环和非等离子体循环多次，在被配置为选择性地供给包含硅烷族的第一工艺气体的工艺过程中气体和含有氮化气体的第二工艺气体，并与用于激发待供应的第二工艺气体的激励机构连通。该方法包括获得表示等离子体循环与非等离子体循环的循环混合方式相对于氮化硅膜的膜质量因子的关系的关系式或关系表; 参照关系公式或关系表，基于电影品质因子的目标值确定循环混合方式的具体方式; 并根据具体方式布置成膜处理。

33. 发明申请

US20090265545A1 ELECTRONIC CERTIFICATE ISSUE SYSTEM AND METHOD 有权
标题翻译：电子证书发行系统和方法
公开(公告)号：US20090265545A1
公开(公告)日：2009-10-22
申请号：US12419345
申请日：2009-04-07
申请人： Jun Satoh , Masami Nasu
发明人： Jun Satoh , Masami Nasu
IPC分类号： H04L9/00
CPC分类号： H04L9/3263 , H04L9/3273 , H04L2209/56
摘要： A registration part receives a product key of a program for performing a communication using a private key and a public key, and discrimination information of a computer using the program. The registration part registers in a management part, when an authentication of a license corresponding to the product key is completed in success, correspondence information between the product key and the discrimination information and other discrimination information regarding the correspondence information. A discrimination information sending part returns the other discrimination information to an electronic certificate issue apparatus. A checking part receives the other discrimination information and check whether the other discrimination information is registered in the management part. A certificate producing part produces, when the other discrimination information is registered in the management part, an individual certificate package containing the private key and the public key for each piece of the other discrimination information.
摘要翻译：注册部分接收使用私钥和公钥进行通信的程序的产品密钥以及使用该程序的计算机的辨别信息。注册部分登记在管理部分中，当与产品密钥相对应的许可证的认证成功完成时，产品密钥和识别信息之间的对应信息以及关于对应信息的其他鉴别信息。鉴别信息发送部件将其他识别信息返回给电子证书发行装置。检查部件接收其他辨别信息，并检查其他识别信息是否被登记在管理部分中。当其他识别信息被登记在管理部分中时，证书产生部分产生包含其他识别信息的每一个包含私钥和公开密钥的个人证书包。

34. 发明申请

US20090210396A1 Document management method, document management apparatus, and computer-readable medium storing a document management program product 审中-公开
标题翻译：文件管理方法，文件管理装置和存储文件管理程序产品的计算机可读介质
公开(公告)号：US20090210396A1
公开(公告)日：2009-08-20
申请号：US12379025
申请日：2009-02-11
申请人： Jun Satoh
发明人： Jun Satoh
IPC分类号： G06F17/30
CPC分类号： G06F16/951
摘要： A document management apparatus includes a registration unit to register an electronic document together with property information, a document storage unit to store at least one electronic document registered by the registration unit in a database, a calculation unit to digitize a quantifiable feature of the electronic document, a retrieval unit to retrieve target electronic documents from the stored electronic documents based on a keyword, and a display unit to display a list of electronic documents and quantifiable features of the retrieved electronic documents.
摘要翻译：文件管理装置包括：登记单元，与资料信息一起登记电子文件;文件存储单元，用于将由注册单元登记的至少一个电子文档存储在数据库中;计算单元，用于数字化电子文档的可量化特征基于关键字从所存储的电子文档中检索目标电子文档的检索单元和显示所检索的电子文档的电子文档列表和可量化特征的显示单元。

35. 发明申请

US20090204809A1 INFORMATION PROCESSING DEVICE, INFORMATION PROCESSING METHOD, AND COMPUTER-READABLE RECORDING MEDIUM 有权
标题翻译：信息处理设备，信息处理方法和计算机可读记录介质
公开(公告)号：US20090204809A1
公开(公告)日：2009-08-13
申请号：US12365194
申请日：2009-02-04
申请人： Masami Nasu , Jun Satoh
发明人： Masami Nasu , Jun Satoh
IPC分类号： H04L9/30
CPC分类号： H04L9/3263 , G06F21/10 , H04L9/3273
摘要： An information processing device is arranged to acquire a first public key certificate and a first secret key from a server device by acquiring an individual identification information which is uniquely discriminable for the information processing device from the information processing device and transmitting the individual identification information to the server device. The information processing device is arranged to determine whether the information processing device is permitted to transmit device information to the server device through an encryption communication using the first public key certificate and the first secret key, by acquiring the individual identification information from the information processing device and comparing the acquired individual identification information with the individual identification information associated with at least one of the first public key certificate and the first secret key.
摘要翻译：信息处理装置被配置为通过从信息处理装置获取唯一可被信息处理装置识别的个人识别信息，从服务器装置获取第一公钥证书和第一秘密密钥，并将个人识别信息发送到服务器设备所述信息处理装置被配置为通过从所述信息处理装置获取所述个体识别信息来确定所述信息处理装置是否允许通过使用所述第一公钥证书和所述第一秘密密钥的加密通信向所述服务器装置发送装置信息以及将获取的个人识别信息与与第一公钥证书和第一秘密密钥中的至少一个相关联的个人识别信息进行比较。

36. 发明授权

US07254680B2 Semiconductor integrated circuit and data processing system 有权
标题翻译：半导体集成电路和数据处理系统
公开(公告)号：US07254680B2
公开(公告)日：2007-08-07
申请号：US11641808
申请日：2006-12-20
申请人： Kazushige Ayukawa , Seiji Miura , Jun Satoh , Takao Watanabe , Kazumasa Yanagisawa , Yusuke Kanno , Hiroyuki Mizuno
发明人： Kazushige Ayukawa , Seiji Miura , Jun Satoh , Takao Watanabe , Kazumasa Yanagisawa , Yusuke Kanno , Hiroyuki Mizuno
IPC分类号： G06F12/00 , G11C7/00
CPC分类号： G11C7/1006 , G06F12/0215 , G06F12/0893 , G06F13/161 , G06F2212/3042 , G11C7/065 , G11C11/4091 , G11C11/4093 , G11C2207/104 , G11C2207/2245
摘要： To enhance the speed of first access (read access different in word line from the previous access) to a multi-bank memory, multi-bank memory macro structures are used. Data are held in a sense amplifier for every memory bank. When access is hit to the held data, data latched by the sense amplifier are output to thereby enhance the speed of first access to the memory macro structures. Namely, each memory bank is made to function as a sense amplifier cache. To enhance the hit ratio of such a sense amplifier cache more greatly, an access controller self-prefetches the next address (an address to which a predetermined offset has been added) after access to a memory macro structure so that data in the self-prefetched address are preread by a sense amplifier in another memory bank.
摘要翻译：为了提高第一次访问的速度（从先前访问的字线读取访问）到多存储体存储器，使用多存储体存储器宏结构。数据保存在每个存储体的读出放大器中。当对保持的数据进行访问时，输出由读出放大器锁存的数据，从而提高对存储器宏结构的首次访问的速度。即，使每个存储体用作读出放大器高速缓存。为了更好地提高这种感测放大器高速缓存的命中率，访问控制器在访问存储器宏结构之后自我预取下一个地址（已经添加了预定偏移量的地址），以便自我预取中的数据地址由另一个存储体中的读出放大器预读。

37. 发明授权

US06806875B2 Data processing apparatus and shading apparatus 失效
标题翻译：数据处理装置和遮光装置
公开(公告)号：US06806875B2
公开(公告)日：2004-10-19
申请号：US10175805
申请日：2002-06-21
申请人： Yasuhiro Nakatsuka , Shigeru Matsuo , Jun Satoh , Masanori Miyoshi , Koyo Katsura , Takashi Sone
发明人： Yasuhiro Nakatsuka , Shigeru Matsuo , Jun Satoh , Masanori Miyoshi , Koyo Katsura , Takashi Sone
IPC分类号： G06T1550
CPC分类号： G06T1/60 , G06T11/40 , G06T15/50 , G06T15/80
摘要： In a data processor and a shading apparatus used in the data processor, the data processor selects an address based on the information of a memory or a translation look-aside buffer. Therefore, even when the same data are accessed, a different address at high speed is adopted according to the hardware, object to be processed, processing, etc. A plurality of geometric vectors are given as the parameters for the vertexes of a picture, the vectors are interpolated in the picture, and the luminance of each small area in the figure is calculated using the vectors generated by the interpolation. Therefore, a spotlight or highlight can be expressed with high accuracy and at high speed even when the amount of the hardware and the extent of the picture are small.
摘要翻译：在数据处理器中使用的数据处理器和着色装置中，数据处理器根据存储器或翻译后备缓冲器的信息来选择一个地址。因此，即使在访问相同的数据的情况下，也可以根据硬件，被处理对象，处理等来采用高速的不同的地址。作为图像的顶点的参数，给出多个几何矢量，矢量被内插在图像中，并且使用通过内插生成的矢量来计算图中每个小区域的亮度。因此，即使当硬件的数量和图像的程度小时，也可以高精度和高速度地表现聚光灯或高光。

38. 发明授权

US06550014B2 Data processing system and image processing system 失效
公开(公告)号：US06550014B2
公开(公告)日：2003-04-15
申请号：US10216179
申请日：2002-08-12
申请人： Jun Satoh , Kazushige Yamagishi , Keisuke Nakashima , Koyo Katsura , Takashi Miyamoto , Mitsuru Watabe , Kenichiroh Ohmura
发明人： Jun Satoh , Kazushige Yamagishi , Keisuke Nakashima , Koyo Katsura , Takashi Miyamoto , Mitsuru Watabe , Kenichiroh Ohmura
IPC分类号： G06F104
CPC分类号： G09G5/393 , G06F1/04 , G06F1/12 , G06F12/0207 , G06F13/1689 , G06F13/4243 , G06F15/7832 , G06T1/60 , G09G5/001 , G09G5/395 , G09G5/399 , G09G2320/0252 , G09G2350/00 , G09G2360/128 , G09G2370/10 , G11C8/04 , G11C8/06 , G11C8/10 , G11C8/12 , G11C8/18
摘要： A data processor comprising: a bus control circuit adapted to be interfaced with a synchronous DRAM which can be accessed in synchronism with a clock signal; a plurality of data processing modules coupled to said bus control circuit for producing data and addresses for accessing a memory; and a clock driver for feeding intrinsic operation clocks to said data processing modules and for feeding the clock signal for accessing said memory in synchronism with the operations of said data processing modules to be operated by the operation clock signals, to the outside.

39. 发明授权

US06381671B1 Semiconductor integrated circuit and data processing system 有权
标题翻译：半导体集成电路和数据处理系统
公开(公告)号：US06381671B1
公开(公告)日：2002-04-30
申请号：US09342240
申请日：1999-06-29
申请人： Kazushige Ayukawa , Seiji Miura , Jun Satoh , Takao Watanabe , Kazumasa Yanagisawa , Yusuke Kanno , Hiroyuki Mizuno
发明人： Kazushige Ayukawa , Seiji Miura , Jun Satoh , Takao Watanabe , Kazumasa Yanagisawa , Yusuke Kanno , Hiroyuki Mizuno
IPC分类号： G06F1200
CPC分类号： G11C7/1006 , G06F12/0215 , G06F12/0893 , G06F13/161 , G06F2212/3042 , G11C7/065 , G11C11/4091 , G11C11/4093 , G11C2207/104 , G11C2207/2245
摘要： To enhance the speed of first access (read access different in word line from the previous access) to a multi-bank memory, multi-bank memory macro structures are used. Data are held in a sense amplifier for every memory bank. When access is hit to the held data, data latched by the sense amplifier are output to thereby enhance the speed of first access to the memory macro structures. Namely, each memory bank is made to function as a sense amplifier cache. To enhance the hit ratio of such a sense amplifier cache more greatly, an access controller self-prefetches the next address (an address to which a predetermined offset has been added) after access to a memory macro structure so that data in the self-prefetched address are preread by a sense amplifier in another memory bank.
摘要翻译：为了提高第一次访问的速度（从先前访问的字线读取访问）到多存储体存储器，使用多存储体存储器宏结构。数据保存在每个存储体的读出放大器中。当对保持的数据进行访问时，输出由读出放大器锁存的数据，从而提高对存储器宏结构的首次访问的速度。即，使每个存储体用作读出放大器高速缓存。为了更好地提高这种感测放大器高速缓存的命中率，访问控制器在访问存储器宏结构之后自我预取下一个地址（已经添加了预定偏移量的地址），以便自我预取中的数据地址由另一个存储体中的读出放大器预读。

40. 发明授权

US06236404B1 Perspective projection calculation devices and methods 失效
标题翻译：透视投影计算装置及方法
公开(公告)号：US06236404B1
公开(公告)日：2001-05-22
申请号：US09536757
申请日：2000-03-28
申请人： Ichiro Iimura , Yasuhiro Nakatsuka , Jun Satoh , Takashi Sone
发明人： Ichiro Iimura , Yasuhiro Nakatsuka , Jun Satoh , Takashi Sone
IPC分类号： G06F1500
CPC分类号： G06T15/20
摘要： An image processing system for perspectively projecting a triangle defined in a three-dimensional space onto a two-dimensional space and shading the triangle in the two-dimensional space, includes a memory which stores at least inverses of depth coordinates; a CPU which calculates a plane slope element coefficient which implies a plane slope element of the triangle defined in the three-dimensional space, and calculates an interpolation coefficient from the plane slope element coefficient; and a graphics processor which makes a perspective correction using the interpolation coefficient and inverses of depth coordinates stored in the memory. The graphics processor may output inverses of depth coordinates for storage in the memory in advance, and may output a result of the perspective correction for storage in the memory. The image processing system may also include a display for displaying a result of the perspective correction.
摘要翻译：用于将在三维空间中定义的三角形透视地投影到二维空间上并遮蔽二维空间中的三角形的图像处理系统包括至少存储深度坐标的逆的存储器; 计算意味着在三维空间中定义的三角形的平面斜率元素的平面斜率元素系数的CPU，并根据平面斜率元素系数计算插值系数; 以及图形处理器，其使用插值系数进行透视校正，并且存储在存储器中的深度坐标的反转。图形处理器可以预先输出用于存储在存储器中的深度坐标的反相，并且可以输出用于存储在存储器中的透视校正的结果。图像处理系统还可以包括用于显示透视校正的结果的显示器。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式