会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 31. 发明申请
    • Method for concurrently producing at least a pair of semiconductor structures that each include at least one useful layer on a substrate
    • 用于同时产生至少一对半导体结构的方法,每个半导体结构在衬底上包括至少一个有用层
    • US20060286770A1
    • 2006-12-21
    • US11509047
    • 2006-08-24
    • Bruno GhyselenCecile AulnetteBenoit BataillouCarlos MazureHubert Moriceau
    • Bruno GhyselenCecile AulnetteBenoit BataillouCarlos MazureHubert Moriceau
    • H01L21/30H01L21/46
    • H01L21/76254Y10S438/977
    • A method for producing a semiconductor structure that includes at least one useful layer on a substrate. This method includes providing a source substrate with a zone of weakness therein that defines a relatively thick useful layer between the zone of weakness and a front face of the source substrate; bonding the front face of the source substrate to a support substrate and detaching the useful layer from the source substrate at the zone of weakness to transfer the useful layer to the support substrate; implanting atomic species into a free face of the useful layer to a controlled mean implantation depth therein to form a zone of weakness within the useful layer that defines front and rear useful layers, with the rear useful layer contacting the source substrate and the front useful layer containing a greater concentration of defects; bonding a stiffening substrate to the free face of the front useful layer after implantation of the atomic species; and detaching the front useful layer from the rear useful layer along the zone of weakness to form a semiconductor structure comprising the support substrate and the rear useful layer thereon. The structures obtained can be used in the fields of electronics, optoelectronics or optics.
    • 一种用于制造半导体结构的方法,所述半导体结构在衬底上包括至少一个有用层。 该方法包括提供源极基底中的弱化区域,其在弱化区域和源极基底的前面之间限定相对较厚的有用层; 将源极基板的正面粘合到支撑基板上,并在弱化区域将有用层与源极基板分离,以将有用层转移到支撑基板; 将原子物质植入有用层的自由面中,以在其中形成受控的平均注入深度,以在限定前后有用层的有用层内形成弱化区,其中后部有用层与源极基底和前部有用层接触 含有较大浓度的缺陷; 在加入原子物质之后将加强基底粘合到前有用层的自由面上; 并且沿着弱化区从后部有用层分离前部有用层,以形成包括支撑基板和其上的后部有用层的半导体结构。 所获得的结构可用于电子学,光电子学或光学领域。
    • 36. 发明申请
    • PROCESS FOR PRODUCING A FILM, FOR EXAMPLE A SINGLE-CRYSTAL FILM, ON A POLYMER SUBSTRATE
    • 用于生产膜的方法,例如聚合物基材上的单晶膜
    • US20130196484A1
    • 2013-08-01
    • US13819993
    • 2011-08-24
    • Hubert MoriceauMaxime ArgoudChristophe MoralesMarc Zussy
    • Hubert MoriceauMaxime ArgoudChristophe MoralesMarc Zussy
    • H01L21/762
    • H01L21/76251H01L21/2007H01L21/68H01L21/6835H01L21/762H01L21/76224
    • A method for obtaining a film made out of a first material on a polymer support, said method comprising bonding a first wafer to a second wafer, thereby defining a bonding interface between said first wafer and said second wafer, at least one of said first and second wafers comprising a layer of said first material situated in proximity to said bonding interface, in said first wafer, hollowing out a cavity, said cavity comprising a bottom parallel to said bonding interface that defines, in said first wafer, a bottom zone at a controlled distance relative to said second wafer, forming, in said cavity, a polymer layer on a thickness controlled from a bottom thereof to obtain a combined wafer portion, said combined wafer portion comprising a bottom zone formed by said polymer layer on said bottom and a peripheral zone, and eliminating said second wafer on a major portion of a thickness thereof, thereby releasing, beneath said polymer layer, a film comprising said layer of said first material.
    • 一种用于获得由聚合物载体上的第一材料制成的膜的方法,所述方法包括将第一晶片接合到第二晶片,由此限定所述第一晶片和所述第二晶片之间的结合界面,所述第一和第二晶片中的至少一个 第二晶片包括位于所述接合界面附近的所述第一材料层,在所述第一晶片中,挖空出空腔,所述空腔包括平行于所述结合界面的底部,所述底部在所述第一晶片中在 在所述空腔中形成从其底部控制的厚度的聚合物层以获得组合的晶片部分,所述组合的晶片部分包括由所述底部上的所述聚合物层形成的底部区域和 周边区域,并且在其厚度的主要部分上消除所述第二晶片,从而在所述聚合物层下方释放包含所述第一材料层的膜 ial
    • 37. 发明授权
    • Method for trimming a structure obtained by the assembly of two plates
    • 用于修整通过组装两个板获得的结构的方法
    • US08329048B2
    • 2012-12-11
    • US11722115
    • 2005-12-22
    • Marc ZussyBernard AsparChrystelle Lagahe-BlanchardHubert Moriceau
    • Marc ZussyBernard AsparChrystelle Lagahe-BlanchardHubert Moriceau
    • B23B37/02
    • H01L21/02008H01L21/76251H01L21/76254Y10T156/10
    • A method for trimming a structure obtained by bonding a first wafer to a second waver on contact faces and thinning the first waver, wherein at least either the first wafer or the second wafer is chamfered and thus exposes the edge of the contact face of the first wafer, wherein the trimming concerns the first wafer. The method includes a) selecting the second wafer from among wafers with a resistance to a chemical etching planned in b) that is sufficient with respect to the first wafer to allow b) to be carried out; b) after bonding the first wafer to the second wafer, chemical etching the edge of the first wafer to form in the first wafer a pedestal resting entirely on the contact face of the second wafer and supporting the remaining of the first wafer; and c) thinning the first wafer until the pedestal is reached and attacked, to provide a thinned part of the first wafer.
    • 一种用于修整通过将第一晶片接合在接触面上的第二摆动件并使第一摇摆器变薄而获得的结构的方法,其中至少第一晶片或第二晶片被倒角,从而使第一晶片或第二晶片的接触面的边缘暴露在第一 晶片,其中修整涉及第一晶片。 该方法包括:a)从具有对b)中计划的化学蚀刻的抗性的晶片中选择第二晶片,相对于第一晶片来说足以允许b)被执行; b)在将第一晶片接合到第二晶片之后,化学蚀刻第一晶片的边缘,以在第一晶片中形成完全搁置在第二晶片的接触面上并支撑第一晶片的剩余部分的基座; 以及c)使所述第一晶片变薄直到所述基座到达并受到攻击,以提供第一晶片的变薄部分。