专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明授权

US07830666B2 Manufacturing process for single-chip MMC/SD flash memory device with molded asymmetric circuit board 失效
标题翻译：具有模制非对称电路板的单芯片MMC / SD闪存器件的制造工艺
公开(公告)号：US07830666B2
公开(公告)日：2010-11-09
申请号：US11831888
申请日：2007-07-31
申请人： Siew S. Hiew , Jim C. Ni , Paul Hsueh , Charles C. Lee , Ming-Shiang Shen
发明人： Siew S. Hiew , Jim C. Ni , Paul Hsueh , Charles C. Lee , Ming-Shiang Shen
IPC分类号： H05K7/02 , H05K3/28
CPC分类号： H05K3/284 , H01L23/544 , H01L24/48 , H01L24/97 , H01L2223/54406 , H01L2223/54433 , H01L2223/54486 , H01L2224/32145 , H01L2224/48091 , H01L2224/97 , H01L2924/00014 , H01L2924/01005 , H01L2924/01006 , H01L2924/01027 , H01L2924/01033 , H01L2924/01077 , H01L2924/01079 , H01L2924/01082 , H01L2924/12041 , H01L2924/14 , H01L2924/181 , H01L2924/19041 , H01L2924/19043 , H01L2924/19105 , H05K1/117 , H05K2201/09936 , H05K2201/10159 , Y10T29/49126 , H01L2224/85 , H01L2924/00012 , H01L2224/45099 , H01L2224/45015 , H01L2924/207
摘要： An MMC/SD core unit includes a PCBA in which all passive components and unpackaged IC chips are attached to a single side of a PCB opposite to the metal contacts. The IC chips include, for example, a controller chip and a flash memory chip, or a single-chip (combined controller/flash memory) chip. Multiple flash IC chips are optionally stacked to increase storage capacity. The IC chip(s) are attached to the PCB by wire bonding or other chip-on-board (COB) technique. The passive components are attached by conventional surface mount technology (SMT) techniques. A molded housing is then formed over the IC chips and passive components such that the device has a uniform thickness. The MMC/SD core unit is then inserted or otherwise mounted in an eternal casing to provide a finished MMC/SD device.
摘要翻译： MMC / SD核心单元包括PCBA，其中所有无源组件和未封装的IC芯片附接到与金属触点相对的PCB的单侧。 IC芯片例如包括控制器芯片和闪存芯片，或单芯片（组合的控制器/闪存）芯片。可选择堆叠多个闪存IC芯片以增加存储容量。 IC芯片通过引线接合或其他芯片上（COB）芯片技术连接到PCB。无源元件通过传统的表面贴装技术（SMT）技术连接起来。然后在IC芯片和无源部件上形成模制外壳，使得该装置具有均匀的厚度。然后将MMC / SD核心单元插入或以其他方式安装在永久壳体中以提供完成的MMC / SD设备。

22. 发明授权

US07827348B2 High performance flash memory devices (FMD) 有权
标题翻译：高性能闪存设备（FMD）
公开(公告)号：US07827348B2
公开(公告)日：2010-11-02
申请号：US12017249
申请日：2008-01-21
申请人： Charles C. Lee , I-Kang Yu , David Q. Chow , Abraham Chih-Kang Ma , Ming-Shiang Shen
发明人： Charles C. Lee , I-Kang Yu , David Q. Chow , Abraham Chih-Kang Ma , Ming-Shiang Shen
IPC分类号： G06F12/00
CPC分类号： G06F11/1068 , G11C5/04
摘要： High performance flash memory devices (FMD) are described. According to one exemplary embodiment of the invention, a high performance FMD includes an I/O interface, a FMD controller, and at least one non-volatile memory module along with corresponding at least one channel controller. The I/O interface is configured to connect the high performance FMD to a host computing device The FMD contoller is configured to control data transfer (e.g., data reading, data writing/programming, and data erasing) operations between the host computing device and the non-volatile memory module. The at least one non-volatile memory module, comprising one or more non-volatile memory chips, is configured as a secondary storage for the host computing device. The at least one channel controller is configured to ensure proper and efficient data transfer between a set of data buffers located in the FMD controller and the at least one non-volatile memory module.
摘要翻译：描述了高性能闪存设备（FMD）。根据本发明的一个示例性实施例，高性能FMD包括I / O接口，FMD控制器以及至少一个非易失性存储器模块以及对应的至少一个通道控制器。 I / O接口被配置为将高性能FMD连接到主机计算设备FMD控制器被配置为控制主计算设备和主计算设备之间的数据传输（例如，数据读取，数据写入/编程和数据擦除）操作非易失性内存模块。包括一个或多个非易失性存储器芯片的至少一个非易失性存储器模块被配置为主计算设备的辅助存储器。至少一个通道控制器被配置为确保位于FMD控制器和至少一个非易失性存储器模块中的一组数据缓冲器之间的适当和有效的数据传输。

23. 发明申请

US20100122021A1 USB-Attached-SCSI Flash-Memory System with Additional Command, Status, and Control Pipes to a Smart-Storage Switch 失效
标题翻译： USB附加SCSI闪存系统，带有附加命令，状态和控制管道到智能存储交换机
公开(公告)号：US20100122021A1
公开(公告)日：2010-05-13
申请号：US12651334
申请日：2009-12-31
申请人： Charles C. Lee , Frank Yu , Abraham C. Ma
发明人： Charles C. Lee , Frank Yu , Abraham C. Ma
IPC分类号： G06F12/00 , G06F12/02 , G06F13/00
CPC分类号： G06F3/0661 , G06F3/0613 , G06F3/0688 , G11C11/5678 , G11C13/0004 , G11C16/102 , G11C2216/30
摘要： An electronic flash-memory card has additional pipes for commands and status messages so that data pipes are not clogged with commands and status messages, allowing for a higher data throughput. The command and status pipes are activated when a UAS/BOT detector detects that a host is using a USB-Attached-SCSI (UAS) mode rather than a Bulk-Only-Transfer (BOT) mode. The host can send additional commands and data without waiting for completion of a prior command when operating in UAS mode but not while operating in BOT mode. A command queue (CQ) in the device re-orders commands for accessing flash memory and merges data in a RAM buffer. Smaller 1 KB USB packets in the data pipes are merged into larger 8 KB payloads in the RAM buffer, allowing for more efficient flash access.
摘要翻译：电子闪存卡具有用于命令和状态消息的附加管道，使得数据管道不被命令和状态消息阻塞，从而允许更高的数据吞吐量。当UAS / BOT检测器检测到主机正在使用USB-Attached-SCSI（UAS）模式而不是Bulk-Only-Transfer（BOT）模式时，命令和状态管道将被激活。主机可以发送附加的命令和数据，而不必在UAS模式下操作时等待先前的命令完成，而不能在BOT模式下运行。设备中的命令队列（CQ）重新命令用于访问闪存的命令，并将数据合并到RAM缓冲区中。数据管道中较小的1 KB USB数据包被合并到RAM缓冲区中的较大的8 KB有效载荷中，从而实现更高效的闪存访问。

24. 发明授权

US07702831B2 Flash memory controller for electronic data flash card 失效
标题翻译：闪存控制器，用于电子数据闪存卡
公开(公告)号：US07702831B2
公开(公告)日：2010-04-20
申请号：US11466759
申请日：2006-08-23
申请人： Abraham C. Ma , Charles C. Lee , I-Kang Yu , Edward W. Lee , Ming-Shiang Shen
发明人： Abraham C. Ma , Charles C. Lee , I-Kang Yu , Edward W. Lee , Ming-Shiang Shen
IPC分类号： G06F13/12
CPC分类号： G06F12/0246 , G06F12/1416 , G06F21/32 , G06F21/78 , G06F21/79 , G06K9/00087 , G06K19/07 , G06K19/07354 , G07C9/00087
摘要： An electronic data flash card is accessible by a host computer, and includes a processing unit connected to a flash memory device that stores a data file, and an input-output interface circuit activated so as to establish a communication with the host computer. In an embodiment, the electronic data flash card uses a USB input/output interface circuit for communication with the host computer. A flash memory controller includes an index for converting logical addresses sent by the host computer into physical addresses associated with sectors of the flash memory device. The index is controlled by arbitration logic referencing to values from various look up tables and valid data stored in the flash memory device. The flash memory controller further includes a first-in-first-out unit (FIFO) for recycling obsolete sectors of the flash memory device in the background process so that they are available for reprogramming.
摘要翻译：电子数据闪存卡可由主机访问，并且包括连接到存储数据文件的闪存设备的处理单元，以及被激活以便与主计算机建立通信的输入 - 输出接口电路。在一个实施例中，电子数据闪存卡使用USB输入/输出接口电路与主计算机进行通信。闪速存储器控制器包括用于将由主计算机发送的逻辑地址转换成与闪存器件的扇区相关联的物理地址的索引。该索引由参考来自各种查找表中的值和存储在闪存设备中的有效数据的仲裁逻辑控制。闪存控制器还包括先进先出单元（FIFO），用于在后台进程中回收闪速存储器件的过时扇区，使得它们可用于重新编程。

25. 发明申请

US20100023682A1 Flash-Memory System with Enhanced Smart-Storage Switch and Packed Meta-Data Cache for Mitigating Write Amplification by Delaying and Merging Writes until a Host Read 有权
标题翻译：具有增强型智能存储交换机和封装元数据缓存的闪存系统，用于通过延迟和合并写入来缓解写入放大，直到主机读取
公开(公告)号：US20100023682A1
公开(公告)日：2010-01-28
申请号：US12576216
申请日：2009-10-08
申请人： Charles C. Lee , Frank Yu , Abraham C. Ma
发明人： Charles C. Lee , Frank Yu , Abraham C. Ma
IPC分类号： G06F12/00 , G06F12/02
CPC分类号： G06F12/0246 , G06F12/0866 , G06F2212/1036 , G06F2212/214 , G06F2212/7203 , G06F2212/7207 , G11C13/0004 , G11C16/102 , G11C19/0808 , G11C2211/5641 , G11C2216/30
摘要： A flash memory solid-state-drive (SSD) has a smart storage switch that reduces write acceleration that occurs when more data is written to flash memory than is received from the host. Page mapping rather than block mapping reduces write acceleration. Host commands are loaded into a Logical-Block-Address (LBA) range FIFO. Entries are sub-divided and portions invalidated when a new command overlaps an older command in the FIFO. Host data is aligned to page boundaries with pre- and post-fetched data filling in to the boundaries. Repeated data patterns are detected and encoded by compressed meta-data codes that are stored in meta-pattern entries in a meta-pattern cache of a meta-pattern flash block. The sector data is not written to flash. The meta-pattern entries are located using a meta-data mapping table. Storing host CRC's for comparison to incoming host data can detect identical data writes that can be skipped, avoiding a write to flash.
摘要翻译：闪存固态驱动器（SSD）具有智能存储交换机，可以减少写入快速写入的速度，而写入速度会比从主机接收到的更多的数据写入闪存。页面映射而不是块映射减少写入加速。主机命令加载到逻辑块地址（LBA）范围FIFO中。当新命令与FIFO中的旧命令重叠时，条目被分割，部分无效。主机数据与页边界对齐，前后获取的数据填充到边界。通过存储在元模式闪存块的元模式高速缓存中的元模式条目中的压缩元数据代码来检测和编码重复的数据模式。扇区数据未写入闪存。使用元数据映射表定位元模式条目。存储主机CRC用于与传入主机数据进行比较可以检测可跳过的相同数据写入，避免写入闪存。

26. 发明申请

US20090193184A1 Hybrid 2-Level Mapping Tables for Hybrid Block- and Page-Mode Flash-Memory System 审中-公开
标题翻译：用于混合块和页模式闪存系统的混合二级映射表
公开(公告)号：US20090193184A1
公开(公告)日：2009-07-30
申请号：US12418550
申请日：2009-04-03
申请人： Frank Yu , Charles C. Lee , Abraham C. Ma , Myeongjin Shin
发明人： Frank Yu , Charles C. Lee , Abraham C. Ma , Myeongjin Shin
IPC分类号： G06F12/02 , G06F12/00
CPC分类号： G06F12/0246 , G06F2212/7203 , G06F2212/7208 , G11C11/5628 , G11C11/5678 , G11C13/00 , G11C13/0004 , G11C2211/5641
摘要： A hybrid solid-state disk (SSD) has multi-level-cell (MLC) or single-level-cell (SLC) flash memory, or both. SLC flash may be emulated by MLC that uses fewer cell states. A NVM controller converts logical block addresses (LBA) to physical block addresses (PBA). Most data is block-mapped and stored in MLC flash, but some critical or high-frequency data is page-mapped to reduce block-relocation copying. A hybrid mapping table has a first-level and a second level. Only the first level is used for block-mapped data, but both levels are used for page-mapped data. The first level contains a block-page bit that indicates if the data is block-mapped or page-mapped. A PBA field in the first-level table maps block-mapped data, while a virtual field points to the second-level table where the PBA and page number is stored for page-mapped data. Page-mapped data is identified by a frequency counter or sector count. SRAM space is reduced.
摘要翻译：混合固态盘（SSD）具有多级单元（MLC）或单级单元（SLC）闪存，或两者兼有。 SLC闪存可能由使用较少单元状态的MLC仿真。 NVM控制器将逻辑块地址（LBA）转换为物理块地址（PBA）。大多数数据被块映射并存储在MLC闪存中，但是一些关键或高频数据被页映射以减少块重定位复制。混合映射表具有第一级和第二级。只有第一级用于块映射数据，但是这两个级别都用于页映射数据。第一级包含一个块页位，指示数据是块映射还是页映射。第一级表中的PBA字段映射块映射数据，而虚拟字段指向存储页面映射数据的PBA和页码的二级表。页面映射数据由频率计数器或扇区计数来标识。 SRAM空间减少。

27. 发明申请

US20080195798A1 Non-Volatile Memory Based Computer Systems and Methods Thereof 审中-公开
标题翻译：基于非易失性存储器的计算机系统及其方法
公开(公告)号：US20080195798A1
公开(公告)日：2008-08-14
申请号：US11932941
申请日：2007-10-31
申请人： Charles C. Lee , David Q. Chow , Abraham Chih-Kang Ma , I-Kang Yu , Ming-Shiang Shen
发明人： Charles C. Lee , David Q. Chow , Abraham Chih-Kang Ma , I-Kang Yu , Ming-Shiang Shen
IPC分类号： G06F12/02 , G06F12/00 , G06F12/08
CPC分类号： G06F12/1416 , G06F3/0664 , G06F3/0688 , G06K19/07 , G06K19/07354 , G07C9/00087
摘要： Non-volatile memory based computer systems and methods are described. According to one aspect of the invention, at least one non-volatile memory module is coupled to a computer system as main storage. The non-volatile memory module is controlled by a northbridge controller configured to control the non-volatile memory as main memory. The page size of the at least one non-volatile memory module is configured to be the size of one of the cache lines associated with a microprocessor of the computer system. According to another aspect, at least one non-volatile memory module is coupled to a computer system as data read/write buffer of one or more hard disk drives. The non-volatile memory module is controlled by a southbridge controller configured to control the non-volatile memory as an input/out device. The page size of the at least one non-volatile memory module is configured in proportion to characteristics of the hard disk drives.
摘要翻译：描述了基于非易失性存储器的计算机系统和方法。根据本发明的一个方面，至少一个非易失性存储器模块耦合到作为主存储器的计算机系统。非易失性存储器模块由配置成将非易失性存储器控制为主存储器的北桥控制器来控制。至少一个非易失性存储器模块的页面大小被配置为与计算机系统的微处理器相关联的高速缓存行之一的大小。根据另一方面，至少一个非易失性存储器模块作为一个或多个硬盘驱动器的数据读/写缓冲器耦合到计算机系统。非易失性存储器模块由配置成将非易失性存储器控制为输入/输出设备的南桥控制器来控制。至少一个非易失性存储器模块的页面大小被配置成与硬盘驱动器的特性成比例。

28. 发明申请

US20080192928A1 Portable Electronic Storage Devices with Hardware Security Based on Advanced Encryption Standard 审中-公开
标题翻译：基于高级加密标准的硬件安全便携式电子存储设备
公开(公告)号：US20080192928A1
公开(公告)日：2008-08-14
申请号：US11924448
申请日：2007-10-25
申请人： I-Kang Yu , David Q. Chow , Charles C. Lee , Abraham Chih-Kang Ma , Ming-Shiang Shen
发明人： I-Kang Yu , David Q. Chow , Charles C. Lee , Abraham Chih-Kang Ma , Ming-Shiang Shen
IPC分类号： H04L9/28 , H04L9/00 , G06F12/14
CPC分类号： G06F12/1416 , G06F21/78 , G06F21/85 , G06F2221/2107 , G06K19/07 , G06K19/07354 , G07C9/00087 , H04L9/0631 , H04L9/0894 , H04L9/3228 , H04L2209/34
摘要： Portable electronic storage devices with hardware based security are described. According to one exemplary embodiment of the present invention, a portable electronic storage device (PESD) comprises a security engine integrated thereon. The security engine is configured to provide data encryption, data decryption, and encryption/decryption key (referred to as a key) generation according to a security standard (e.g., Advance Encryption Standard (AES)). AES is a symmetric encryption algorithm processing data in block of 128 bits. Under the influence of a key, a 128-bit data block is encrypted by transforming the data block in a unique way into a new data block of the same size. AES is symmetric sine the same key is used for encryption and the reverse transformation (i.e., decryption). The only secret necessary to keep for security is the key. AES may use different key-lengths (i.e., 128-bit, 192-bits and 256-bits).
摘要翻译：描述了具有硬件安全性的便携式电子存储设备。根据本发明的一个示例性实施例，便携式电子存储设备（PESD）包括集成在其上的安全引擎。安全引擎被配置为根据安全标准（例如，高级加密标准（AES））提供数据加密，数据解密和加密/解密密钥（称为密钥）生成。 AES是一种对称加密算法，处理128位数据块。在密钥的影响下，通过以独特的方式将数据块变换成相同大小的新数据块来加密128位数据块。 AES是对称正弦，相同的密钥用于加密和反向转换（即解密）。保护安全所必需的唯一秘密就是关键。 AES可以使用不同的密钥长度（即128位，192位和256位）。

29. 发明申请

US20080189486A1 USB Flash Memory Devices with An Improved Cap 审中-公开
标题翻译：具有改进盖的USB闪存设备
公开(公告)号：US20080189486A1
公开(公告)日：2008-08-07
申请号：US11928113
申请日：2007-10-30
申请人： David Nguyen , Nan Nan , Jim Chin-Nan Ni , Charles C. Lee , Ming-Shiang Shen
发明人： David Nguyen , Nan Nan , Jim Chin-Nan Ni , Charles C. Lee , Ming-Shiang Shen
IPC分类号： G06F12/00
CPC分类号： G06F12/1416 , G06F21/32 , G06F21/78 , G06K19/07 , G06K19/07354 , G06K19/07732 , G06K19/07743 , G07C9/00087
摘要： USB flash memory devices with an improved cap are described. According to an exemplary embodiment of the invention, a USB flash memory device comprises a flash memory drive, an improved cap, a cap plug and a wire loop. The flash memory drive comprises a core unit and an outer shell structure. The cap comprises a substantially slab-shaped hollow structure with rounded edges and rounded corners, having an open end and a closed end, two opposing side walls, a top surface and a bottom surface. The cap is configured to substantially encase the entire flash memory drive through the open end, when the flash memory drive is in a closed configuration. The cap plug is configured to plug into the cap, when the flash memory drive is in an open configuration. The wire loop is configured to link the flash memory drive and the cap plug together in one location.
摘要翻译：描述了具有改进的盖的USB闪存设备。根据本发明的示例性实施例，USB闪存设备包括闪存驱动器，改进的盖，盖塞和线环。闪存驱动器包括核心单元和外壳结构。盖包括具有圆形边缘和圆角的基本上平板状的中空结构，其具有开口端和封闭端，两个相对的侧壁，顶表面和底表面。当闪存驱动器处于关闭配置时，盖被配置为基本上将整个闪存驱动器封装在开放端。当闪存驱动器处于打开配置时，盖插头被配置为插入盖子。线环配置为在一个位置将闪存驱动器和盖塞连接在一起。

30. 发明申请

US20080147964A1 USING VARIOUS FLASH MEMORY CELLS TO BUILD USB DATA FLASH CARDS WITH MULTIPLE PARTITIONS AND AUTORUN FUNCTION 审中-公开
标题翻译：使用各种闪存存储器来构建具有多个分区和自动功能的USB数据闪存卡
公开(公告)号：US20080147964A1
公开(公告)日：2008-06-19
申请号：US11867610
申请日：2007-10-04
申请人： David Q. Chow , Charles C. Lee , Frank I-Kang Yu , Abraham C. Ma , Ming-Shiang Shen
发明人： David Q. Chow , Charles C. Lee , Frank I-Kang Yu , Abraham C. Ma , Ming-Shiang Shen
IPC分类号： G06F12/00
CPC分类号： G06F21/34 , G06F3/0632 , G06F3/0644 , G06F3/0664 , G06F3/0679 , G06F21/32
摘要： An electronic data flash card includes a processor and at least one flash memory device. The flash memory is partitioned such that it includes a first partition that is formatted using a file system that supports an Autorun function (e.g., CD-ROM file system (CDFS) format, fixed-disk format or Universal Disk Format (UDF)), and a disk partition that is formatted using a typical controller-based flash device file system (e.g., 16-bit File Allocation Table (FAT16) file system, 32-bit FAT (FAT32) file system, or New Technology File System (NTFS)). The electronic data flash card is produced such that Autorun-enabled application automatically executes a predetermined application or action when the electronic data flash card is installed in a host system. In one embodiment, the Autorun application includes an advertisement displayed on the host system prior to allowing access to data stored in the disk partition.
摘要翻译：电子数据闪存卡包括处理器和至少一个闪存设备。闪存被分区，使得其包括使用支持自动运行功能的文件系统（例如，CD-ROM文件系统（CDFS）格式，固定磁盘格式或通用磁盘格式（UDF））格式化的第一分区，以及使用典型的基于控制器的闪存设备文件系统（例如，16位文件分配表（FAT16）文件系统，32位FAT（FAT32）文件系统或新技术文件系统（NTFS））格式化的磁盘分区，）。生成电子数据闪存卡，使得当电子数据闪存卡安装在主机系统中时，自动运行应用程序自动执行预定的应用或动作。在一个实施例中，自动运行应用程序在允许访问存储在磁盘分区中的数据之前包括在主机系统上显示的广告。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式