会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 11. 发明授权
    • Fence-free etching of iridium barrier having a steep taper angle
    • 无ence蚀刻具有陡峭锥角的铱屏障
    • US07015049B2
    • 2006-03-21
    • US10654376
    • 2003-09-03
    • Ulrich EggerHaoren ZhuangGeorge StojakovicKazuhiro Tomioka
    • Ulrich EggerHaoren ZhuangGeorge StojakovicKazuhiro Tomioka
    • H01L21/00
    • H01L28/60H01L21/32136H01L27/11507H01L28/55H01L28/75
    • An Iridium barrier layer is between a contact plug and a bottom electrode of a capacitor. Etching is performed to pattern the bottom electrode and barrier layer using a fluorine-based recipe resulting in the formation of a first fence clinging to the sidewalls. Next the remaining barrier layer is etched using a CO-based recipe. A second fence is formed clinging to and structurally supported by the first fence. At the same time, the CO-based recipe etches away a substantial portion of the first fence to remove the structural support provided to the second fence. The second fence is therefore lifted-off from the sidewalls leaving the sidewalls substantially free of clinging fences. The etched barrier layer has a sidewall transition. The sidewalls have a relatively low taper angle above the sidewall transition and a relatively steep taper angle below the sidewall transition.
    • 铱屏障层位于电容器的接触插塞和底部电极之间。 进行蚀刻以使用氟基配方对底部电极和阻挡层进行图案化,从而形成紧贴在侧壁上的第一栅栏。 接下来,使用基于CO的配方蚀刻剩余的阻挡层。 第二个围栏是由第一个围栏固定在结构上。 同时,基于CO的配方消除了第一篱笆的大部分,以移除提供给第二篱笆的结构支撑。 因此,第二围栏从侧壁脱离,留下侧壁基本上没有附着的栅栏。 蚀刻的阻挡层具有侧壁过渡。 侧壁在侧壁过渡之上具有相对较低的锥角,并且在侧壁过渡之下具有相对较陡的锥角。
    • 14. 发明授权
    • Process for fabrication of a ferrocapacitor
    • 制造铁电体的方法
    • US06762064B1
    • 2004-07-13
    • US10417526
    • 2003-04-17
    • Haoren ZhuangUlrich EggerKazuhiro Tomioka
    • Haoren ZhuangUlrich EggerKazuhiro Tomioka
    • H01L2100
    • H01L28/55H01L21/32139H01L27/11507H01L28/60
    • A process for the fabrication of a ferrocapacitor comprising depositing a first mask element 7 over a structure having a bottom electrode 1, a ferroelectric layer 3 and a top electrode 5. RIE etching is performed to remove portions of the top electrode 5 and the ferroelectric layer 3. Then a second hard mask element 9 is deposited over the first hardmask element. The second hard mask element is rounded by an etch back process, and its taper angle is controlled to be in the range 75-87°. A second RIE etching process is performed to remove portions of the bottom electrode 1. Due to the rounding of the second hard mask elements 9 low residues are formed on the sides of the etched bottom electrode 1.
    • 一种用于制造铁电体的方法,包括在具有底部电极1,铁电体层3和顶部电极5的结构上沉积第一掩模元件7.进行RIE蚀刻以去除顶部电极5和铁电层的部分 然后,第二硬掩模元件9沉积在第一硬掩模元件上。 第二个硬掩模元件通过回蚀工艺圆化,其锥角控制在75-87°的范围内。 执行第二RIE蚀刻工艺以去除底部电极1的部分。由于第二硬掩模元件9的四舍五入,在蚀刻的底部电极1的侧面上形成低残留物。
    • 18. 发明授权
    • Method of patterning capacitors and capacitors made thereby
    • 图案化电容器和电容器的方法
    • US06734057B2
    • 2004-05-11
    • US10260229
    • 2002-09-27
    • Jenny LianHaoren ZhuangUlrich EggerKarl Hornik
    • Jenny LianHaoren ZhuangUlrich EggerKarl Hornik
    • H01L218242
    • H01L28/55H01L21/31122
    • A method of forming a ferroelectric capacitor, in particular for use in a FeRAM or high-k DRAM application, and a capacitor made by the method. The method comprises forming a first layer which is patterned, for example by a reactive ion etching method. A ferroelectric material is then formed over the patterned first layer. The morphology of the ferroelectric material will be dependent upon the patterning of the first layer. The ferroeletric layer is then patterned, for example using a wet etching or a reactive ion etching method. The etching will depend upon the morphology of the ferroelectric layer. After etching the ferroelectric layer, a conductive layer is provided over the ferroelectric layer to form a first electrode of the capacitor. If the first layer is a conductive layer, this forms the second electrode. If the first layer is a non-conductive layer, the conductive layer is patterned to form both the first and second electrodes.
    • 形成铁电电容器的方法,特别是用于FeRAM或高k DRAM应用的方法,以及由该方法制成的电容器。 该方法包括形成图案化的第一层,例如通过反应离子蚀刻方法。 然后在图案化的第一层上形成铁电材料。 铁电材料的形态将取决于第一层的图案化。 然后将铁素体层图案化,例如使用湿蚀刻或反应离子蚀刻方法。 蚀刻将取决于铁电层的形态。 在对铁电体层进行蚀刻之后,在铁电层上设置导电层,形成电容器的第一电极。 如果第一层是导电层,则形成第二电极。 如果第一层是非导电层,则导电层被图案化以形成第一和第二电极。
    • 19. 发明授权
    • Method of etching ferroelectric devices
    • 腐蚀铁电元件的方法
    • US07098142B2
    • 2006-08-29
    • US10377083
    • 2003-02-26
    • Ulrich EggerHaoren ZhuangRainer Bruchhaus
    • Ulrich EggerHaoren ZhuangRainer Bruchhaus
    • H01L21/302H01L21/461
    • H01L21/32139H01L21/31122H01L21/32136H01L28/55H01L28/60
    • A method of etching a ferroelectric device 100 having a ferroelectric layer 112 between a top and a bottom electrode 114, 108 is disclosed herein. Hardmasks 116, 118 are deposited on the top electrode 114, two or more hardmasks being spaced apart by narrow first regions 115 and spaced apart from other hardmasks by wider second regions 117. The top electrode 114 and ferroelectric layer 112 are then etched to pattern the top electrode 114 thus forming capacitors 102, 104, and the bottom electrode 108 is etched by a process in which the second regions are etched more slowly than the second regions. Those capacitors having a first region between them have a common bottom electrode 108, but in the second regions the bottom electrode is severed. To pattern the bottom electrode 108, a fluorine-based chemistry followed thereafter by a CO-based chemistry are used in a two step etching process.
    • 本文公开了一种在顶部和底部电极114,108之间蚀刻具有铁电层112的铁电体元件100的方法。 硬掩模116,118沉积在顶部电极114上,两个或更多个硬掩模被狭窄的第一区域115隔开,并且由较宽的第二区域117与其它硬掩模隔开。 然后蚀刻顶部电极114和铁电层112以对顶部电极114进行图案,从而形成电容器102,104,并且通过其中第二区域被蚀刻得比第二区域更慢的工艺来蚀刻底部电极108。 那些在它们之间具有第一区域的电容器具有共同的底部电极108,但是在第二区域中,底部电极被切断。 为了对底部电极108进行图案化,其后采用基于CO的化学物质的氟基化学物质用于两步蚀刻工艺。