会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 11. 发明申请
    • MEMORY CONTROL DEVICE
    • 存储控制装置
    • US20080225629A1
    • 2008-09-18
    • US11854372
    • 2007-09-12
    • Keiichi Iwasaki
    • Keiichi Iwasaki
    • G11C8/18
    • G06F13/4243
    • A memory control device is disclosed that comprises a clock generator that generates a reference clock, a DLL circuit that receives the reference clock from the clock generator and outputs an output value indicative of a clock cycle of the reference clock, a delay setting circuit that receives the output value from the DLL circuit and outputs a delay setting value based on the output value according to at least one parameter, and plural delay elements that receive the delay setting value and introduce a delay responsive to the delay setting value. One or more of the delay elements receive input signals from corresponding one or more flip-flops driven by drive clocks generated by the clock generator, and send output signals to corresponding one or more output buffers that are to be connected to a memory.
    • 公开了一种存储器控制装置,其包括产生参考时钟的时钟发生器,从时钟发生器接收参考时钟并输出表示参考时钟的时钟周期的输出值的DLL电路,接收 来自DLL电路的输出值,并且根据至少一个参数输出基于输出值的延迟设定值,以及接收延迟设定值并响应于延迟设定值引入延迟的多个延迟元件。 一个或多个延迟元件从由时钟发生器产生的驱动时钟驱动的对应的一个或多个触发器接收输入信号,并将输出信号发送到要连接到存储器的对应的一个或多个输出缓冲器。
    • 12. 发明授权
    • Recording apparatus having control data selectively designated in memory
which corresponds to one of multiple optical scanning systems
    • 具有与多个光扫描系统中的一个对应的存储器中有选择地指定的控制数据的记录装置
    • US5019913A
    • 1991-05-28
    • US589197
    • 1990-09-27
    • Yukitoshi KiyaTakahiro YagishitaMasayoshi MiyamotoKazuyuki ShimadaHideo AzumaiYoshiharu NiitoKeiichi Iwasaki
    • Yukitoshi KiyaTakahiro YagishitaMasayoshi MiyamotoKazuyuki ShimadaHideo AzumaiYoshiharu NiitoKeiichi Iwasaki
    • G06K15/12H04N1/40
    • H04N1/4005G06K15/1219G06K15/1223G06K15/128H04N1/40037
    • An image recording apparatus includes an image recording media, an optical scanning system selected from among predetermined different optical scanning systems, a first memory for storing a plurality of sets of control data respectively provided for the different optical scanning systems, a switch for specifying one of the predetermined different optical scanning systems provided in the image recording apparatus, and a second memory for storing one of the sets of control data corresponding to the optical scanning system selected from among the predetermined different optical scanning systems. Also, the apparatus includes a main scan controller which generates predetermined timing signals related to the one of the sets of control data stored in the second memory, and a control part for generating a control signal from the one of the sets of control data and the predetermined timing signals and for controlling the optical scanning system on the basis of the control signal so that the optical scanning system actually provided in the image recording apparatus has an optical characteristic based on the one of the sets of control data related to the optical scanning system actually provided in the image recording apparatus.
    • 图像记录装置包括图像记录介质,从预定的不同的光学扫描系统中选择的光学扫描系统,用于存储分别为不同的光学扫描系统提供的多组控制数据的第一存储器, 设置在图像记录装置中的预定的不同的光学扫描系统,以及第二存储器,用于存储与从预定的不同光学扫描系统中选择的光学扫描系统相对应的控制数据组中的一个。 此外,该装置包括主扫描控制器,该主扫描控制器产生与存储在第二存储器中的控制数据组中的一组有关的预定定时信号,以及控制部分,用于从控制数据和控制数据组中的一组生成控制信号 预定定时信号,并根据控制信号控制光学扫描系统,使得实际提供在图像记录装置中的光学扫描系统具有基于与光学扫描系统有关的一组控制数据的光学特性 实际上设置在图像记录装置中。
    • 13. 发明申请
    • MEMORY CONTROL APPARATUS AND MASK TIMING ADJUSTING METHOD
    • 存储器控制装置和掩码时序调整方法
    • US20110228619A1
    • 2011-09-22
    • US13049695
    • 2011-03-16
    • Keiichi Iwasaki
    • Keiichi Iwasaki
    • G11C8/18
    • G11C8/18G11C29/02G11C29/028G11C29/50012
    • A disclosed synchronous memory control apparatus for enabling reception of data read from a memory circuit in synchronism with a strobe signal from the memory circuit includes a mask circuit masking the strobe signal using a mask signal; a timing measuring circuit delaying the strobe signal in plural units of delay and latching data of each of the delayed strobe signals; and a mask generating circuit generating the mask signal. The timing measuring circuit latches the data of each of the delayed strobe signals at the first rise edge of the corresponding masked strobe signal. The mask generating circuit includes a delay circuit having plural units of delay. A start timing of the mask signal is adjusted in synchronism with an internal clock, and a signal having a delay amount corresponding to a selected unit of delay by the delay circuit is outputted as the mask signal.
    • 一种公开的同步存储器控制装置,用于与来自存储器电路的选通信号同步地从存储器电路读取的数据的接收包括使用掩码信号屏蔽选通信号的掩模电路; 定时测量电路延迟所述延迟选通信号中的每一个的延迟和锁存数据的多个单元中的选通信号; 以及产生掩模信号的掩模产生电路。 定时测量电路在对应的屏蔽选通信号的第一个上升沿锁存每个延迟选通信号的数据。 掩模生成电路包括具有多个延迟单位的延迟电路。 屏蔽信号的开始定时与内部时钟同步地被调整,并且输出具有与延迟电路的所选择的延迟单位对应的延迟量的信号作为掩码信号。
    • 14. 发明授权
    • Memory control device
    • 内存控制装置
    • US07518946B2
    • 2009-04-14
    • US11854372
    • 2007-09-12
    • Keiichi Iwasaki
    • Keiichi Iwasaki
    • G11C8/00
    • G06F13/4243
    • A memory control device is disclosed that comprises a clock generator that generates a reference clock, a DLL circuit that receives the reference clock from the clock generator and outputs an output value indicative of a clock cycle of the reference clock, a delay setting circuit that receives the output value from the DLL circuit and outputs a delay setting value based on the output value according to at least one parameter, and plural delay elements that receive the delay setting value and introduce a delay responsive to the delay setting value. One or more of the delay elements receive input signals from corresponding one or more flip-flops driven by drive clocks generated by the clock generator, and send output signals to corresponding one or more output buffers that are to be connected to a memory.
    • 公开了一种存储器控制装置,其包括产生参考时钟的时钟发生器,从时钟发生器接收参考时钟并输出表示参考时钟的时钟周期的输出值的DLL电路,接收 来自DLL电路的输出值,并且根据至少一个参数输出基于输出值的延迟设定值,以及接收延迟设定值并响应于延迟设定值引入延迟的多个延迟元件。 一个或多个延迟元件从由时钟发生器产生的驱动时钟驱动的对应的一个或多个触发器接收输入信号,并将输出信号发送到要连接到存储器的对应的一个或多个输出缓冲器。
    • 16. 发明申请
    • Image pickup apparatus
    • 摄像设备
    • US20080024883A1
    • 2008-01-31
    • US11825580
    • 2007-07-06
    • Keiichi Iwasaki
    • Keiichi Iwasaki
    • G02B7/02
    • G02B7/022H04N5/2252H04N5/2253H04N5/2254
    • An image pickup apparatus includes a housing, a lens incorporated in the front of the housing and configured to constitute an imaging optical system, an image pickup device provided in the housing and configured to capture a subject image guided by the imaging optical system, a printed wiring board provided in the housing and having the image pickup device mounted thereon, a barrel provided integrally with the front of the housing, an annular lens cover configured to push a face of the lens facing forward in a rearward direction, and detachably mounted on the front of the barrel, and a support wall projecting rearward outside a rear end of the barrel in the radial direction and inside the housing, and bonded to the printed wiring board with adhesive.
    • 一种图像拾取装置,包括:外壳,并入外壳的前部并配置为构成成像光学系统的镜头;设置在外壳中并构造成捕获由成像光学系统引导的被摄体图像的图像拾取装置, 设置在壳体中并具有安装在其上的图像拾取装置的线路板,与壳体的前部一体地设置的圆筒;环形透镜盖,构造成将透镜的面朝向后方推动,并且可拆卸地安装在 并且在壳体的内侧在壳体的后端部向后方突出的支撑壁,并且利用粘合剂将其贴合于印刷电路板。