会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 13. 发明申请
    • High Voltage Composite Semiconductor Device with Protection for a Low Voltage Device
    • 具有低压器件保护的高压复合半导体器件
    • US20120241756A1
    • 2012-09-27
    • US13416252
    • 2012-03-09
    • Jason ZhangTony Bramian
    • Jason ZhangTony Bramian
    • H01L29/20H01L27/06
    • H03K17/08116H03K17/107H03K17/567
    • There are disclosed herein various implementations of composite semiconductor devices including a voltage protected device. In one exemplary implementation, a normally OFF composite semiconductor device comprises a normally ON III-nitride power transistor having a first output capacitance, and a low voltage (LV) device cascoded with the normally ON III-nitride power transistor to form the normally OFF composite semiconductor device, the LV device having a second output capacitance. A ratio of the first output capacitance to the second output capacitance is set based on a ratio of a drain voltage of the normally ON III-nitride power transistor to a breakdown voltage of the LV device so as to provide voltage protection for the LV device.
    • 这里公开了包括电压保护装置的复合半导体器件的各种实施方式。 在一个示例性实施例中,正常关闭复合半导体器件包括具有第一输出电容的正常的III-III族氮化物功率晶体管和与正常的III型氮化物功率晶体管共同形成正常关断复合的低电压(LV)器件 半导体器件,LV器件具有第二输出电容。 第一输出电容与第二输出电容的比例基于正常导通的III族氮化物功率晶体管的漏极电压与LV器件的击穿电压的比设定,以便为LV器件提供电压保护。
    • 16. 发明申请
    • GATE DRIVING SCHEME FOR DEPLETION MODE DEVICES IN BUCK CONVERTERS
    • 闸阀转换器中的取消模式装置的闸门驱动方案
    • US20090051225A1
    • 2009-02-26
    • US12163100
    • 2008-06-27
    • Bo YangJason ZhangMichael A. Briere
    • Bo YangJason ZhangMichael A. Briere
    • H01H47/00
    • H02M3/1588H02J7/0018H02J7/345Y02B40/90Y02B70/1466Y10T307/747
    • A circuit for driving a switching stage including control and sync switches series connected at a switching node, at least one of the control and sync switches being a normal ON depletion mode device, the circuit comprising a gate driver including first and second switching stages for generating gate drive signals for the sync and control switches, respectively, the first switching stage having a first driver output node and the second switching stage having a second driver output node, a signal from the first node driving the sync switch and a signal from the second node driving the control switch and a circuit connected to the first and second switching stages, the circuit including a first circuit providing a first voltage source, the first circuit being coupled to the first switching stage and to the sync switch, a first bias voltage from the first voltage source being switched by the first switching stage, the first switching stage having a first state wherein the sync switch is on, and a second state wherein the first bias voltage is switched to the gate of the sync switch to turn the sync switch off and a second circuit including a first energy storage device for charging with a second bias voltage, the second switching circuit having a first state, wherein the control switch is on when the sync switch is off and having a second state wherein the control switch is switched off when the sync switch is on by switching the second bias voltage to the gate of the control switch.
    • 一种用于驱动开关级的电路,包括连接在开关节点处的控制和同步开关串联,所述控制和同步开关中的至少一个是正常的导通耗尽型装置,所述电路包括栅极驱动器,所述栅极驱动器包括第一和第二开关级,用于产生 分别具有用于同步和控制开关的栅极驱动信号,第一开关级具有第一驱动器输出节点,第二开关级具有第二驱动器输出节点,来自驱动同步开关的第一节点的信号和来自第二驱动器输出节点的信号 节点驱动控制开关和连接到第一和第二开关级的电路,该电路包括提供第一电压源的第一电路,第一电路耦合到第一开关级和同步开关,第一偏置电压来自 第一电压源由第一开关级切换,第一开关级具有第一状态,其中同步开关为o n和第二状态,其中第一偏置电压切换到同步开关的栅极以使同步开关断开,第二电路包括第二电路,第二电路包括用于以第二偏置电压充电的第一能量存储装置,第二开关电路具有 第一状态,其中当同步开关关闭时,控制开关接通,并且具有第二状态,其中当同步开关接通时,通过将第二偏置电压切换到控制开关的门,控制开关被切断。
    • 17. 发明授权
    • Synchronous rectifier circuits and method for utilizing common source inductance of the synchronous FET
    • 同步整流电路和方法,用于同步FET的共源电感
    • US07492138B2
    • 2009-02-17
    • US11096929
    • 2005-04-01
    • Jason ZhangBo Yang
    • Jason ZhangBo Yang
    • G05F1/00H02M3/335
    • H02M3/33592H02M3/1588Y02B70/1466Y02B70/1475
    • A method of improving the operation of a synchronous rectifier circuit which includes a switching transistor and synchronous transistor, by providing an operatively effective value of inductance in the current path of the synchronous transistor; which is shared by the control terminal circuit path of the transistor and by selecting a synchronous transistor having a low resistance to a control signal provided at the control terminal, as well as improved synchronous rectifier circuits designed according to the method. When the transistors are MOSFETs, the inductance provided is preferably a purely parasitic common source inductance in the range of about 2 nH to about 3 nH. The synchronous transistor exhibits a low value of gate resistance to facilitate fast energy exchange between the common source inductance and the gate-source capacitance.
    • 一种通过在同步晶体管的电流路径中提供可操作有效的电感值来改善包括开关晶体管和同步晶体管的同步整流电路的操作的方法; 其由晶体管的控制端子电路路径共享,并且通过选择对控制端子处提供的控制信号具有低电阻的同步晶体管以及根据该方法设计的改进的同步整流器电路。 当晶体管是MOSFET时,所提供的电感优选为大约2nH至大约3nH范围内的纯寄生共源电感。 同步晶体管表现出低的栅极电阻值,以促进共源极电感和栅源电容之间的快速能量交换。