专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明申请

WO2003065207A3 PIPELINES OF MULTITHREADED PROCESSOR CORES FOR PACKET PROCESSING 审中-公开
公开(公告)号：WO2003065207A3
公开(公告)日：2003-08-07
申请号：PCT/US2003/001580
申请日：2003-01-16
申请人： INTEL CORPORATION (A DELAWARE CORPORATION)
发明人： ADILETTA, Matthew , BERNSTEIN, Debra , WILKINSON, Hugh , WOLRICH, Gilbert , ROSENBLUTH, Mark
IPC分类号： G06F9/46
摘要： A method of parallel hardware-based multithreaded processing is described. The method includes assigning tasks for packet processing to programming engines and establishing pipelines between programming stages, which correspond to the programming engines. The method also includes establishing contexts for the assigned tasks on the programming engines and using a software controlled cache such as a CAM to transfer data between next neighbor registers residing in the programming engines.

12. 发明申请

WO2017119980A1 MULTI-CORE COMMUNICATION ACCELERATION USING HARDWARE QUEUE DEVICE 审中-公开
标题翻译：使用硬件排队设备的多核通信加速
公开(公告)号：WO2017119980A1
公开(公告)日：2017-07-13
申请号：PCT/US2016/065170
申请日：2016-12-06
申请人： INTEL CORPORATION
发明人： WANG, Ren , WANG, Yipeng , HERDRICH, Andrew J. , TSAI, Jr-Shian , TAI, Tsung-Yuan C. , MCDONNELL, Niall D. , WILKINSON, Hugh , BURRES, Bradley A. , RICHARDSON, Bruce , VENKATESAN, Namakkal N. , BERNSTEIN, Debra , VERPLANKE, Edwin , VAN DOREN, Stephen R. , YAN, An , CUNNINGHAM, Andrew , SONNIER, David , EADS, Gage , CLEE, James T. , WHITESELL, Jamison D. , PIROG, Jerry , KENNY, Jonathan , HASTING, Joseph R. , VANGATI, Narender , MILLER, Stephen , MA, Te K. , BURROUGHS, William
IPC分类号： G06F9/48 , G06F9/38
CPC分类号： G06F13/37 , G06F12/0811 , G06F13/1642 , G06F13/1673 , G06F2212/283
摘要： Apparatus and methods implementing a hardware queue management device for reducing inter-core data transfer overhead by offloading request management and data coherency tasks from the CPU cores. The apparatus include multi-core processors, a shared L3 or last-level cache ("LLC"), and a hardware queue management device to receive, store, and process inter-core data transfer requests. The hardware queue management device further comprises a resource management system to control the rate in which the cores may submit requests to reduce core stalls and dropped requests. Additionally, software instructions are introduced to optimize communication between the cores and the queue management device.
摘要翻译：实现硬件队列管理设备的装置和方法，用于通过从CPU核卸载请求管理和数据一致性任务来减少核心间数据传输开销。该设备包括多核处理器，共享的L3或最后一级高速缓存（“LLC”）以及用于接收，存储和处理核心间数据传输请求的硬件队列管理设备。硬件队列管理设备还包括资源管理系统，用于控制核心可以提交请求以降低核心停顿和丢弃的请求的速率。此外，还引入了软件指令来优化内核与队列管理设备之间的通信。

13. 发明申请

WO2017112254A1 TECHNIQUES FOR EMBEDDING FABRIC ADDRESS INFORMATION INTO LOCALLY-ADMINISTERED ETHERNET MEDIA ACCESS CONTROL ADDRESSES (MACS) AND A MULTI-NODE FABRIC SYSTEM IMPLEMENTING THE SAME 审中-公开
标题翻译：将织物地址信息嵌入到本地管理的以太网媒体访问控制地址（MACS）和多节点系统中实现相同的技术
公开(公告)号：WO2017112254A1
公开(公告)日：2017-06-29
申请号：PCT/US2016/063330
申请日：2016-11-22
申请人： INTEL CORPORATION
发明人： WILKINSON, Hugh , WRIGHT, James C.
IPC分类号： H04L12/801 , H04L12/931 , H04L29/06
CPC分类号： H04L49/25 , H04L12/4633 , H04L45/66 , H04L49/10 , H04L49/253 , H04L49/351 , H04L49/70 , H04L61/103 , H04L61/6022 , H04L69/22
摘要： Techniques for embedding fabric addressing information within Ethernet media access control (MAC) addresses is disclosed herein and allows a multi-node fabric having potentially millions of nodes to feature Ethernet encapsulation without the necessity of a lookup or map to translate MAC addresses to fabric-routable local identifiers (LIDs). In particular, a locally-administered MAC address may be encoded with fabric addressing information including a LID. Thus a node may exchange Ethernet packets using a multi-node fabric by encapsulating each Ethernet packet with a destination MAC address corresponding to an intended destination. As the destination MAC address may implicitly map to a LID of the multi-node fabric, the node may use an extracted LID value therefrom to address a fabric-routable packet. To this end, a node may introduce a fabric-routable packet encapsulating an Ethernet packet onto a multi-node fabric without necessarily performing a lookup to map a MAC address to a corresponding LID.
摘要翻译：本文公开了用于在以太网媒体访问控制（MAC）地址中嵌入结构寻址信息的技术，并且允许具有潜在的数百万个节点的多节点结构以以太网封装为特征，而不需要查找或映射将MAC地址转换为光纤可路由的本地标识符（LID）。特别地，本地管理的MAC地址可以用包括LID的结构寻址信息来编码。因此，节点可以通过使用与预期目的地对应的目的地MAC地址封装每个以太网分组而使用多节点结构来交换以太网分组。由于目的地MAC地址可以隐含地映射到多节点结构的LID，因此节点可以使用从其提取的LID值来寻址可交换结构的分组。为此，节点可以将封装了以太网分组的光纤可路由分组引入到多节点结构中，而不必执行查找以将MAC地址映射到对应的LID。

14. 发明申请

WO2006065689A1 METHOD AND APPARATUS FOR IMPLEMENTING A BI-ENDIAN CAPABLE COMPILER 审中-公开
标题翻译：用于实施BI-ENDIAN可编译器的方法和装置
公开(公告)号：WO2006065689A1
公开(公告)日：2006-06-22
申请号：PCT/US2005/044772
申请日：2005-12-09
申请人： INTEL CORPORATION , WILKINSON, Hugh , ADILETTA, Matthew , KUSHLIS, Robert
发明人： WILKINSON, Hugh , ADILETTA, Matthew , KUSHLIS, Robert
IPC分类号： G06F9/45
CPC分类号： G06F8/436 , G06F8/447 , G06F8/52
摘要： A method of compiling code includes assigning an endian type to data. An endian flip operation is performed based on the endian type of the data and a target system. Other embodiments are described and claimed.
摘要翻译：一种编译代码的方法包括将端序类型分配给数据。根据数据的末端类型和目标系统执行端序翻转操作。描述和要求保护其他实施例。

15. 发明申请

WO2003063018A3 FUNCTIONAL PIPELINES 审中-公开
公开(公告)号：WO2003063018A3
公开(公告)日：2003-07-31
申请号：PCT/US2003/001578
申请日：2003-01-16
申请人： INTEL CORPORATION
发明人： ADILETTA, Matthew , BERNSTEIN, Debra , WILDE, Myles , WOLRICH, Gilbert , ROSENBLUTH, Mark , WILKINSON, Hugh
IPC分类号： G06F15/76
摘要： A system and method for employing multiple hardware contexts and programming engines in a functional pipeline partitioned to facilitate high performance data processing. The system and method includes a parallel processor that assigns system functions for processing data including programming engines that support multiple contexts arranged to provide a functional pipeline by a functional pipeline control unit that passes functional data among the programming engines.

16. 发明公开

EP1470496A2 FUNCTIONAL PIPELINES 审中-公开
标题翻译：功能管线
公开(公告)号：EP1470496A2
公开(公告)日：2004-10-27
申请号：EP03731990.2
申请日：2003-01-16
申请人： INTEL CORPORATION
发明人： ADILETTA, Matthew , BERNSTEIN, Debra , WILDE, Myles , WOLRICH, Gilbert , ROSENBLUTH, Mark , WILKINSON, Hugh
IPC分类号： G06F15/76
CPC分类号： G06F15/8053
摘要： A system and method for employing multiple hardware contexts and programming engines in a functional pipeline partitioned to facilitate high performance data processing. The system and method includes a parallel processor that assigns system functions for processing data including programming engines that support multiple contexts arranged to provide a functional pipeline by a functional pipeline control unit that passes functional data among the programming engines.

17. 发明公开

EP1846819A1 METHOD AND APPARATUS FOR IMPLEMENTING A BI-ENDIAN CAPABLE COMPILER 审中-公开
标题翻译：方法和装置用于实现具有BI COUNTRIES能力的编译器
公开(公告)号：EP1846819A1
公开(公告)日：2007-10-24
申请号：EP05853640.0
申请日：2005-12-09
申请人： Intel Corporation , Wilkinson, Hugh
发明人： WILKINSON, Hugh , ADILETTA, Matthew , KUSHLIS, Robert
IPC分类号： G06F9/45
CPC分类号： G06F8/436 , G06F8/447 , G06F8/52
摘要： A method of compiling code includes assigning an endian type to data. An endian flip operation is performed based on the endian type of the data and a target system. Other embodiments are described and claimed.

18. 发明公开

EP4268089A1 MEMORY ACCESSES USING A MEMORY HUB 审中-实审
公开(公告)号：EP4268089A1
公开(公告)日：2023-11-01
申请号：EP21911808.0
申请日：2021-09-23
申请人： INTEL Corporation
发明人： GALBI, Duane E. , ADILETTA, Matthew J. , WILKINSON, Hugh , CONNOR, Patrick
IPC分类号： G06F13/16 , G06F13/42 , G06F13/40

19. 发明公开

EP3123845A1 RACK LEVEL PRE-INSTALLED INTERCONNECT FOR ENABLING CABLELESS SERVER/STORAGE/NETWORKING DEPLOYMENT 审中-公开
标题翻译： VORINSTALLIERTE VERBINDUNG AUF RACKEBENEFÜRKABELLOSEN SERVER- / SPEICHER- / VERNETZUNGSEINSATZ
公开(公告)号：EP3123845A1
公开(公告)日：2017-02-01
申请号：EP15768343.4
申请日：2015-03-11
申请人： Intel Corporation
发明人： ADILETTA, Matthew J. , GORIUS, Aaron , WILDE, Myles , WILKINSON, Hugh , KUMAR, Amit Y.
IPC分类号： H05K7/18 , G06F13/00
CPC分类号： H04B10/803 , H01P3/10 , H01P5/00 , H01P5/02 , H01P5/028 , H04B1/40 , H04B3/52 , H04B5/00 , H04B10/40 , H04B10/90 , H04L49/40 , H04Q11/0066 , H04Q2011/0052
摘要： Apparatus and methods for rack level pre-installed interconnect for enabling cableless server, storage, and networking deployment. Plastic cable waveguides are configured to couple millimeter-wave radio frequency (RF) signals between two or more Extremely High Frequency (EHF) transceiver chips, thus supporting millimeter-wave wireless communication links enabling components in the separate chassis to communicate without requiring wire or optical cables between the chassis. Various configurations are disclosed, including multiple configurations for server chassis, storage chassis and arrays, and network/switch chassis. A plurality of plastic cable waveguide may be coupled to applicable support/mounting members, which in turn are mounted to a rack and/or top-of-rack switches. This enables the plastic cable waveguides to be pre-installed at the rack level, and further enables racks to be installed and replaced without requiring further cabling for the supported communication links. The communication links support link bandwidths of up to 6 gigabits per second, and may be aggregated to facilitate multi-lane links.
摘要翻译：用于机架级预安装互连的设备和方法，用于实现无线服务器，存储和网络部署。塑料电缆波导被配置为在两个或更多个极高频（EHF）收发器芯片之间耦合毫米波射频（RF）信号，从而支持毫米波无线通信链路，使单独机架中的组件能够通信而无需电线或光机箱之间的电缆。公开了各种配置，包括服务器机箱，存储机箱和阵列以及网络/交换机机箱的多种配置。多个塑料电缆波导可以耦合到可应用的支撑/安装构件，所述支撑/安装构件又安装到机架和/或机架顶开关。这使得塑料电缆波导能够预先安装在机架级，并且还可以安装和更换机架，而无需为支持的通信链路进一步布线。通信链路支持高达每秒6吉比特的链路带宽，并且可以聚合以便于多通道链路。

20. 发明公开

EP3127407A1 CABLELESS CONNECTION APPARATUS AND METHOD FOR COMMUNICATION BETWEEN CHASSIS 审中-公开
标题翻译：无线连接设备和方法之间的驾驶室底盘通信
公开(公告)号：EP3127407A1
公开(公告)日：2017-02-08
申请号：EP15772334.7
申请日：2015-03-11
申请人： Intel Corporation
发明人： ADILETTA, Matthew J. , GORIUS, Aaron , WILDE, Myles , WILKINSON, Hugh , KUMAR, Amit Y.
IPC分类号： H05K7/14 , H05K7/18
CPC分类号： H04L49/10 , H04B1/40 , H04L49/35 , H04L67/10 , H05K7/1492
摘要： Apparatus and methods for cableless connection of components within chassis and between separate chassis. Pairs of Extremely High Frequency (EHF) transceiver chips supporting very short length millimeter-wave wireless communication links are configured to pass radio frequency signals through holes in one or more metal layers in separate chassis and/or frames, enabling components in the separate chassis to communicate without requiring cables between the chassis. Various configurations are disclosed, including multiple configurations for server chassis, storage chassis and arrays, and network/switch chassis. The EHF-based wireless links support link bandwidths of up to 6 gigabits per second, and may be aggregated to facilitate multi-lane links.
摘要翻译：设备和用于在机箱内并分开的底盘之间组分的无线缆连接方法。支撑长度很短的毫米波无线通信链路极高频（EHF）收发器芯片的对被配置通孔中在分开的机壳和/或帧中的一个或多个金属层，以通过无线电频率信号，使能组件在分开的机壳到而不需要底盘之间的电缆通信。各种配置游离缺失光盘，包括服务器机箱，存储底盘和阵列和网络/交换机机箱多种配置。基于EHF-无线链路支持高达每秒6个千兆的链路带宽，并且可以被聚集到促进多车道左侧。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式