专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US09013498B1 Determining a working set of texture maps 有权
标题翻译：确定纹理贴图的工作集
公开(公告)号：US09013498B1
公开(公告)日：2015-04-21
申请号：US12340499
申请日：2008-12-19
申请人： John S. Montrym , Andrew J. Tao , Henry P. Moreton , Emmett M. Kilgariff , Cass W. Everitt , Alexander L. Minkin , Eric Anderson , Yan Yan Tang , Jerome F. Duluk, Jr.
发明人： John S. Montrym , Andrew J. Tao , Henry P. Moreton , Emmett M. Kilgariff , Cass W. Everitt , Alexander L. Minkin , Eric Anderson , Yan Yan Tang , Jerome F. Duluk, Jr.
IPC分类号： G09G5/00 , G09G5/37
CPC分类号： G09G5/37 , G06T15/005 , G06T15/04 , G06T2210/36
摘要： A system and method for tracking and reporting texture map levels of detail that are computed during graphics processing allows for efficient management of texture map storage. Minimum and/or maximum pre-clamped texture map levels of detail values are tracked by a graphics processor and an array stored in memory is updated to report the minimum and/or maximum values for use by an application program. The minimum and/or maximum values may be used to determine the active set of texture map levels of detail that is loaded into graphics memory.
摘要翻译：用于跟踪和报告在图形处理期间计算的细节纹理图层级的系统和方法允许纹理图存储的有效管理。图形处理器跟踪细节值的最小和/或最大预夹紧纹理映射级别，更新存储在存储器中的阵列以报告应用程序使用的最小值和/或最大值。最小值和/或最大值可用于确定加载到图形存储器中的细节的纹理映射级别的活动集合。

12. 发明授权

US08933933B2 Optimizing a graphics rendering pipeline using early Z-mode 有权
标题翻译：使用早期Z模式优化图形渲染管道
公开(公告)号：US08933933B2
公开(公告)日：2015-01-13
申请号：US11430635
申请日：2006-05-08
申请人： Mark J. French , Emmett M. Kilgariff , Steven E. Molnar , Walter R. Steiner , Douglas A. Voorhies , Adam Clark Weitkemper
发明人： Mark J. French , Emmett M. Kilgariff , Steven E. Molnar , Walter R. Steiner , Douglas A. Voorhies , Adam Clark Weitkemper
IPC分类号： G06T15/40 , G06T15/00
CPC分类号： G06T15/405 , G06T15/005
摘要： One embodiment of the present invention sets forth an architecture for advancing the Z-test operation prior to pixel shading whenever possible. The current rendering state, as maintained by the setup engine, determines whether advancing the Z-test function above the shader engine for “early” Z-testing is possible or whether the Z-test function should be deferred until after shading operations for “late” Z-testing. Data is dynamically routed to each processing engine in the pipeline, so that the appropriate data flow for either early Z or late Z is dynamically constructed, as determined by the current rendering state. The same functional units are utilized in both early Z and late Z configurations.
摘要翻译：本发明的一个实施例阐述了在可能的情况下在像素着色之前推进Z检验操作的架构。由设置引擎维护的当前呈现状态确定是否可以在着色引擎之上前进Z检验功能以进行“早期”Z检验，或者Z检验功能是否应该延迟到“晚期”的阴影操作之后 “Z测试。数据在流水线中动态地路由到每个处理引擎，以便由当前呈现状态确定的早期Z或后期Z的适当数据流是动态构造的。早期Z和晚期Z配置都使用相同的功能单元。

13. 发明授权

US08817031B2 Distributed stream output in a parallel processing unit 有权
标题翻译：分布式流输出并行处理单元
公开(公告)号：US08817031B2
公开(公告)日：2014-08-26
申请号：US12894001
申请日：2010-09-29
申请人： Ziyad S. Hakura , Rohit Gupta , Michael C. Shebanow , Emmett M. Kilgariff
发明人： Ziyad S. Hakura , Rohit Gupta , Michael C. Shebanow , Emmett M. Kilgariff
IPC分类号： G06F15/80
CPC分类号： G06T1/00
摘要： A technique for performing stream output operations in a parallel processing system is disclosed. A stream synchronization unit is provided that enables the parallel processing unit to track batches of vertices being processed in a graphics processing pipeline. A plurality of stream output units is also provided, where each stream output unit writes vertex attribute data to one or more stream output buffers for a portion of the batches of vertices. A messaging protocol is implemented between the stream synchronization unit and the plurality of stream output units that ensures that each of the stream output units writes vertex attribute data for the particular batch of vertices distributed to that particular stream output unit in the same order in the stream output buffers as the order in which the batch of vertices was received from a device driver by the parallel processing unit.
摘要翻译：公开了一种用于在并行处理系统中执行流输出操作的技术。提供流同步单元，其使并行处理单元能够跟踪在图形处理流水线中正在处理的顶点的批次。还提供了多个流输出单元，其中每个流输出单元将顶点属性数据写入一批或多个顶点的一部分的流输出缓冲器。在流同步单元和多个流输出单元之间实现消息传递协议，确保每个流输出单元以流中相同的顺序写入分配给该特定流输出单元的特定批次的顶点的顶点属性数据输出缓冲器作为由并行处理单元从设备驱动器接收到顶点批次的顺序。

14. 发明授权

US08704835B1 Distributed clip, cull, viewport transform and perspective correction 有权
标题翻译：分布式剪辑，剔除，视口变换和透视校正
公开(公告)号：US08704835B1
公开(公告)日：2014-04-22
申请号：US12576200
申请日：2009-10-08
申请人： Ziyad S. Hakura , Emmett M. Kilgariff
发明人： Ziyad S. Hakura , Emmett M. Kilgariff
IPC分类号： G06F15/16 , G06T1/20 , G09G5/39 , G09G5/36 , G06F15/80
CPC分类号： G06F3/1438 , G06T1/20 , G09G5/363 , G09G5/397 , G09G2360/121 , G09G2360/125 , G09G2370/10
摘要： A parallel processing subsystem includes a plurality of general processing clusters (GPCs). Each GPC includes one or more clipping, culling, viewport transformation, and perspective correction engines (VPC). Since VPCs are distributed per GPC, each VPC can process graphics primitives in parallel with the other VPCs processing graphics primitives.
摘要翻译：并行处理子系统包括多个通用处理集群（GPC）。每个GPC包括一个或多个剪切，剔除，视口转换和透视校正引擎（VPC）。由于每个GPC分配VPC，因此每个VPC可以处理与处理图形图元的其他VPC并行处理图形图元。

15. 发明授权

US08692829B2 Calculation of plane equations after determination of Z-buffer visibility 有权
标题翻译：确定Z缓冲区可见性后的平面方程的计算
公开(公告)号：US08692829B2
公开(公告)日：2014-04-08
申请号：US12876827
申请日：2010-09-07
申请人： Ziyad S. Hakura , Emmett M. Kilgariff
发明人： Ziyad S. Hakura , Emmett M. Kilgariff
IPC分类号： G06T15/40 , G06T15/50 , G06T15/60
CPC分类号： G06T15/50
摘要： One embodiment of the present invention sets forth a technique for computing plane equations for primitive shading after non-visible pixels are removed by z culling operations and pixel coverage has been determined. The z plane equations are computed before the plane equations for non-z primitive attributes are computed. The z plane equations are then used to perform screen-space z culling of primitives during and following rasterization. Culling of primitives is also performed based on pixel sample coverage. Consequently, primitives that have visible pixels after z culling operations reach the primitive shading unit. The non-z plane equations are only computed for geometry that is visible after the z culling operations. The primitive shading unit does not need to fetch vertex attributes from memory and does not need to compute non-z plane equations for the culled primitives.
摘要翻译：本发明的一个实施例提出了一种用于在通过z剔除操作去除不可见像素之后计算原始着色的平面方程的技术，并且已经确定了像素覆盖。在计算非z原始属性的平面方程之前计算z平面方程。然后，Z平面方程用于在光栅化期间和之后执行基元的屏幕空间z剔除。基于像素样本覆盖也执行基元的剔除。因此，在z剔除操作之后具有可见像素的原语到达原始着色单元。只有在z剔除操作之后可见的几何形状才计算非z平面方程。原始着色单元不需要从存储器获取顶点属性，并且不需要计算被剔除的图元的非z平面方程。

16. 发明授权

US08587581B2 Order-preserving distributed rasterizer 有权
公开(公告)号：US08587581B2
公开(公告)日：2013-11-19
申请号：US12580017
申请日：2009-10-15
申请人： Steven E. Molnar , Emmett M. Kilgariff , Johnny S. Rhoades , Timothy John Purcell , Sean J. Treichler , Ziyad S. Hakura , Franklin C. Crow , James C. Bowman
发明人： Steven E. Molnar , Emmett M. Kilgariff , Johnny S. Rhoades , Timothy John Purcell , Sean J. Treichler , Ziyad S. Hakura , Franklin C. Crow , James C. Bowman
IPC分类号： G06T17/00
CPC分类号： G06T15/005 , G06T2210/52
摘要： One embodiment of the present invention sets forth a technique for rendering graphics primitives in parallel while maintaining the API primitive ordering. Multiple, independent geometry units perform geometry processing concurrently on different graphics primitives. A primitive distribution scheme delivers primitives concurrently to multiple rasterizers at rates of multiple primitives per clock while maintaining the primitive ordering for each pixel. The multiple, independent rasterizer units perform rasterization concurrently on one or more graphics primitives, enabling the rendering of multiple primitives per system clock.

17. 发明授权

US08456481B2 Block linear memory ordering of texture data techniques 有权
标题翻译：阻止纹理数据技术的线性存储器排序
公开(公告)号：US08456481B2
公开(公告)日：2013-06-04
申请号：US13422498
申请日：2012-03-16
申请人： Walter E. Donovan , Emmett M. Kilgariff , Karim M. Abdalla , Joel J. McCormack
发明人： Walter E. Donovan , Emmett M. Kilgariff , Karim M. Abdalla , Joel J. McCormack
IPC分类号： G06F12/00
CPC分类号： G06T15/04 , G06T1/60
摘要： A method of organizing memory for storage of texture data, in accordance with one embodiment of the invention, includes accessing a size of a mipmap level of a texture map. A block dimension may be determined based on the size of the mipmap level. A memory space (e.g., computer-readable medium) may be logically divided into a plurality of whole number of blocks of variable dimension. The dimension of the blocks is measured in units of gobs and each gob is of a fixed dimension of bytes. A mipmap level of a texture map may be stored in the memory space. A texel coordinate of said mipmap level may be converted into a byte address of the memory space by determining a gob address of a gob in which the texel coordinate resides and determining a byte address within the particular gob.
摘要翻译：根据本发明的一个实施例的组织用于存储纹理数据的存储器的方法包括访问纹理映射的mipmap级别的大小。可以基于mipmap级别的大小来确定块维度。存储器空间（例如，计算机可读介质）可以在逻辑上被划分为多个整数个可变维度的块。块的尺寸以料滴为单位进行测量，每个料滴的固定尺寸为字节。纹理映射的mipmap级别可以存储在存储器空间中。所述mipmap级别的纹理坐标可以通过确定纹理坐标所驻留的料滴的料滴地址并确定特定料滴中的字节地址来转换为存储器空间的字节地址。

18. 发明授权

US08330766B1 Zero-bandwidth clears 有权
标题翻译：零带宽清除
公开(公告)号：US08330766B1
公开(公告)日：2012-12-11
申请号：US12340496
申请日：2008-12-19
申请人： David Kirk McAllister , Steven E. Molnar , Jerome F. Duluk, Jr. , Emmett M. Kilgariff , Patrick R. Brown , Christian Johannes Amsinck , James Michael O'Connor , John Matthew Burgess , Gregory Alan Muthler , James Robertson
发明人： David Kirk McAllister , Steven E. Molnar , Jerome F. Duluk, Jr. , Emmett M. Kilgariff , Patrick R. Brown , Christian Johannes Amsinck , James Michael O'Connor , John Matthew Burgess , Gregory Alan Muthler , James Robertson
IPC分类号： G09G5/36 , G06T15/40
CPC分类号： G09G5/39 , G09G5/363 , G09G2360/06 , G09G2360/121 , G09G2360/122
摘要： A system and method for performing zero-bandwidth-clears reduces external memory accesses by a graphics processor when performing clears and subsequent read operations. A set of clear values is stored in the graphics processor. Each region of a color or z buffer may be configured using a zero-bandwidth-clear command to reference a clear value without writing the external memory. The clear value is provided to a requestor without accessing the external memory when a read access is performed.
摘要翻译：执行零带宽清除的系统和方法在执行清除和后续读取操作时减少图形处理器的外部存储器访问。一组清晰的值存储在图形处理器中。可以使用零带宽清除命令来配置颜色或z缓冲区的每个区域以引用清除值而不写入外部存储器。当执行读取访问时，清除值被提供给请求者而不访问外部存储器。

19. 发明授权

US08327071B1 Interprocessor direct cache writes 有权
标题翻译：处理器直接缓存写入
公开(公告)号：US08327071B1
公开(公告)日：2012-12-04
申请号：US11939528
申请日：2007-11-13
申请人： John M. Danskin , Emmett M. Kilgariff , David B. Glasco , Sean J. Treichler
发明人： John M. Danskin , Emmett M. Kilgariff , David B. Glasco , Sean J. Treichler
IPC分类号： G06F12/00
CPC分类号： G06F12/0815
摘要： In a multiprocessor system level 2 caches are positioned on the memory side of a routing crossbar rather than on the processor side of the routing crossbar. This configuration permits the processors to store messages directly into each other's caches rather than into system memory or their own coherent caches. Therefore, inter-processor communication latency is reduced.
摘要翻译：在多处理器系统级别，2个缓存位于路由交叉开关的存储器侧，而不是位于路由交叉开关的处理器侧。这种配置允许处理器将消息直接存储在彼此的高速缓存中，而不是存储到系统存储器中或者它们自己的连贯缓存中。因此，处理器间通信延迟降低。

20. 发明申请

US20110169850A1 BLOCK LINEAR MEMORY ORDERING OF TEXTURE DATA 有权
标题翻译：块状数据的线性记忆命令
公开(公告)号：US20110169850A1
公开(公告)日：2011-07-14
申请号：US13073020
申请日：2011-03-28
申请人： Walter E. Donovan , Emmett M. Kilgariff , Karim M. Abdalla , Joel J. McCormack
发明人： Walter E. Donovan , Emmett M. Kilgariff , Karim M. Abdalla , Joel J. McCormack
IPC分类号： G06T11/40
CPC分类号： G06T15/04 , G06T1/60
摘要： A method of organizing memory for storage of texture data, in accordance with one embodiment of the invention, includes accessing a size of a mipmap level of a texture map. A block dimension may be determined based on the size the mipmap level. A memory space (e.g., computer-readable medium) may be logically divided into a plurality of whole number of blocks of variable dimension. The dimension of the blocks is measured in units of gobs and each gob is of a fixed dimension of bytes. A mipmap level of a texture map may be stored in the memory space. A texel coordinate of said mipmap level may be converted into a byte address of the memory space by determining a gob address of a gob in which the texel coordinate resides and determining a byte address within the particular gob.
摘要翻译：根据本发明的一个实施例的组织用于存储纹理数据的存储器的方法包括访问纹理映射的mipmap级别的大小。可以基于mipmap级别的大小来确定块维度。存储器空间（例如，计算机可读介质）可以在逻辑上被划分为多个整数个可变维度的块。块的尺寸以料滴为单位进行测量，每个料滴的固定尺寸为字节。纹理映射的mipmap级别可以存储在存储器空间中。所述mipmap级别的纹理坐标可以通过确定纹理坐标所驻留的料滴的料滴地址并确定特定料滴中的字节地址来转换为存储器空间的字节地址。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式