专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

121. 发明申请

US20060209121A1 Inkjet recording apparatus 有权
标题翻译：喷墨记录装置
公开(公告)号：US20060209121A1
公开(公告)日：2006-09-21
申请号：US11370822
申请日：2006-03-08
申请人： Takeshi Yamazaki
发明人： Takeshi Yamazaki
IPC分类号： B41J2/165
CPC分类号： B41J2/16508 , B41J2/16532
摘要： An inkjet recording apparatus, including: a printing head having a plurality of nozzle holes which emit ink; and a capping device to collect ink ejected from the nozzle hole by covering the nozzle hole of the printing head, wherein the capping device has an interconnected cell type porous elastic member to contact with the surface of nozzle member at a peripheral area of the nozzle hole, a recessed area not to block up the nozzle hole of the printing head, on a surface of porous elastic member which contacts with the surface of nozzle member, a base member to hose the porous elastic member, and a suction device communicated to the recessed area of the porous elastic member to suction ink form the nozzle hole of the printing head.
摘要翻译：一种喷墨记录装置，包括：具有多个排出墨水的喷嘴孔的打印头; 以及封盖装置，通过覆盖打印头的喷嘴孔来收集从喷嘴孔喷射的墨，其中封盖装置具有互连的电池型多孔弹性构件，以在喷嘴孔的周边区域与喷嘴构件的表面接触在与喷嘴构件的表面接触的多孔弹性构件的表面上形成不堵塞打印头的喷嘴孔的凹陷区域，用于软管多孔弹性构件的基座构件和连通到凹部的抽吸装置多孔弹性构件到吸墨的区域形成打印头的喷嘴孔。

122. 发明授权

US07099975B2 Method of resource arbitration 失效
标题翻译：资源仲裁方法
公开(公告)号：US07099975B2
公开(公告)日：2006-08-29
申请号：US10730952
申请日：2003-12-09
申请人： Jeffrey Douglas Brown , Scott Douglas Clark , Charles Ray Johns , Takeshi Yamazaki
发明人： Jeffrey Douglas Brown , Scott Douglas Clark , Charles Ray Johns , Takeshi Yamazaki
IPC分类号： G06F12/00
CPC分类号： G06F13/3625
摘要： An improved method and apparatus for resource arbitration. Four priority classes, managed high (MH), managed low (ML), opportunistic high (OH) and opportunistic low (OL), are defined. A priority class is assigned to each resource access request. An access request concentrator (ARC) is created for each resource, through which the resource is accessed. An access request is chosen at each ARC using the priority order MH, ML, OH, and OL, in decreasing order of priority. If OH priority class resource access requests are locked out, the priority order is temporarily changed to OH, OL, MH, and ML, in decreasing order of priority. If OL priority class resource access requests are locked out, the priority order is temporarily changed to MH, OL, OH, and ML, in decreasing order of priority.
摘要翻译：一种改进的资源仲裁方法和装置。定义了四个优先级，管理高（MH），管理低（ML），机会高（OH）和机会主义低（OL）。优先级分配给每个资源访问请求。为每个资源创建访问请求集中器（ARC），通过该资源访问资源。在优先级顺序为MH，ML，OH和OL的每个ARC中选择访问请求。如果OH优先级资源访问请求被锁定，优先级顺序将按照优先级的降序暂时更改为OH，OL，MH和ML。如果OL优先级资源访问请求被锁定，优先级顺序将按照优先级的降序临时更改为MH，OL，OH和ML。

123. 发明申请

US20060129786A1 Methods and apparatus for address translation from an external device to a memory of a processor 有权
标题翻译：用于从外部设备到处理器的存储器的地址转换的方法和设备
公开(公告)号：US20060129786A1
公开(公告)日：2006-06-15
申请号：US11011784
申请日：2004-12-14
申请人： Takeshi Yamazaki
发明人： Takeshi Yamazaki
IPC分类号： G06F12/10
CPC分类号： G06F12/1036 , G06F12/10 , G06F12/1081 , G06F12/109 , G06F2212/651 , G06F2212/652
摘要： Methods and apparatus provide for using a first portion of an external address as a pointer to select one of a plurality of entries in a segment table, each entry of the segment table representing a different segment of a memory; using at least a portion of the selected entry of the segment table as a reference to one or more of a plurality of entries in a page table, each entry in the page table including at least a portion of a physical address in the memory and belonging to a group of entries representing a page in the selected segment of the memory; and using a second portion of the external address as a pointer to one of the entries in the page table to obtain an at least partially translated physical address into the memory for the external address.
摘要翻译：方法和装置提供使用外部地址的第一部分作为指针来选择段表中的多个条目中的一个，段表的每个条目表示存储器的不同段; 使用片段表的所选条目的至少一部分作为对页表中的多个条目中的一个或多个的引用，页表中的每个条目包括存储器中的物理地址的至少一部分并且属于到表示存储器的所选段中的页面的一组条目; 以及使用外部地址的第二部分作为指向页表中的一个条目的指针，以获得用于外部地址的存储器中的至少部分转换的物理地址。

124. 发明申请

US20060092957A1 Methods and apparatus for supporting multiple configurations in a multi-processor system 有权
标题翻译：在多处理器系统中支持多种配置的方法和装置
公开(公告)号：US20060092957A1
公开(公告)日：2006-05-04
申请号：US11250246
申请日：2005-10-14
申请人： Takeshi Yamazaki
发明人： Takeshi Yamazaki
IPC分类号： H04L12/28
CPC分类号： G06F12/0815 , G06F12/0835
摘要： Methods and apparatus provide for interconnecting one or more multiprocessors and one or more external devices through one or more configurable interface circuits, which are adapted for operation in: (i) a first mode to provide a coherent symmetric interface; or (ii) a second mode to provide a non-coherent interface.
摘要翻译：方法和装置提供通过一个或多个可配置接口电路来互连一个或多个多处理器和一个或多个外部设备，其适于在以下操作中操作：（i）提供一致对称接口的第一模式; 或（ii）提供非相干界面的第二模式。

125. 发明申请

US20060015652A1 Establishing command order in an out of order DMA command queue 失效
标题翻译：在命令行DMA命令队列中建立命令顺序
公开(公告)号：US20060015652A1
公开(公告)日：2006-01-19
申请号：US10891772
申请日：2004-07-15
申请人： Michael Day , Charles Johns , Peichun Liu , Thuong Truong , Takeshi Yamazaki
发明人： Michael Day , Charles Johns , Peichun Liu , Thuong Truong , Takeshi Yamazaki
IPC分类号： G06F13/14
CPC分类号： G06F13/28
摘要： A method, an apparatus, and a computer program are provided for controlling memory access. Direct Memory Access (DMA) units have become commonplace in a number of bus architectures. However, managing limited system resources has become a challenge with multiple DMA units. In order to mange the multitude of commands generated and preserve dependencies, embedded flags in commands or a barrier command are used. These operations then can control the order in which commands are executed so as to preserve dependencies.
摘要翻译：提供了一种用于控制存储器访问的方法，装置和计算机程序。直接存储器访问（DMA）单元已经在许多总线架构中变得普遍。然而，管理有限的系统资源已成为多个DMA单元的挑战。为了管理生成的多个命令并保留依赖关系，使用命令中的嵌入式标志或障碍命令。这些操作然后可以控制执行命令的顺序，以便保留依赖性。

126. 发明申请

US20050251655A1 Multi-scalar extension for SIMD instruction set processors 有权
标题翻译： SIMD指令集处理器的多标量扩展
公开(公告)号：US20050251655A1
公开(公告)日：2005-11-10
申请号：US11110307
申请日：2005-04-20
申请人： Takeshi Yamazaki
发明人： Takeshi Yamazaki
IPC分类号： G06F9/38 , G06F9/30 , G06F15/00 , G06F15/80
CPC分类号： G06F9/30101 , G06F9/3851 , G06F9/3867 , G06F9/3885 , G06F9/3887
摘要： A method is provided for executing a plurality of parallel executable sequences of instructions on a processor having a plurality of execution units operated by a single instruction unit. The method includes a) detecting a plurality of sequences of instructions adapted for parallel execution from instructions being provided to the processor, wherein each sequence is adapted for execution by a subset of the plurality of execution units and b) storing information representing a stall status of the execution units. Then, a step c) is performed, wherein, for each unexecuted sequence of the plurality of sequences: i) all of the plurality of execution units other than the subset which corresponds to the unexecuted sequence are stalled, and ii) the sequence of instructions is executed by the corresponding subset. Thereafter, it is determined in a step d) whether a current stall status of the plurality of execution units matches the stall status represented by the stored information. When there is no match, the steps b) through d) are repeated until there is a match in which the current stall status represented by the stored information matches the stored information.
摘要翻译：提供了一种用于在具有由单个指令单元操作的多个执行单元的处理器上执行多个并行可执行指令序列的方法。该方法包括：a）从提供给处理器的指令中检测适于并行执行的多个指令序列，其中每个序列适于由多个执行单元的子集执行，以及b）存储表示执行单位。然后，执行步骤c），其中对于多个序列中的每个未执行的序列：i）除了对应于未执行的序列的子集之外的所有多个执行单元都被停止，以及ii）指令序列由相应的子集执行。此后，在步骤d）中确定多个执行单元的当前失速状态是否与由所存储的信息表示的停顿状态相匹配。当不匹配时，重复步骤b）至d），直到存在由所存储的信息表示的当前停顿状态与存储的信息匹配的匹配。

127. 发明申请

US20050144594A1 System providing centralized management of a plurality of nodes on a network 审中-公开
标题翻译：提供网络上多个节点的集中管理的系统
公开(公告)号：US20050144594A1
公开(公告)日：2005-06-30
申请号：US10858844
申请日：2004-06-02
申请人： Takeshi Yamazaki
发明人： Takeshi Yamazaki
IPC分类号： G06F13/00 , G06F9/45 , H04L12/24 , H04L12/28
CPC分类号： H04L41/0226 , H04L41/0873
摘要： A system of a network comprising a router, first switch, firewall, second switch, load sharing unit, third switch, and server firmware is managed in an operation management integration node as an internal component of a virtual node. The operation management integration node enables a person in charge of operation to set each device in a common command format, and after converting the common format into the command for each device, the operation management integration node inputs said command to each device to set each device. Also, the operation management integration node checks the consistency of the definitions set for the common format.
摘要翻译：在作为虚拟节点的内部组件的操作管理集成节点中管理包括路由器，第一交换机，防火墙，第二交换机，负载共享单元，第三交换机和服务器固件的网络的系统。操作管理集成节点使得负责操作的人能够以每个设备的共同命令格式设置每个设备，并且在将公共格式转换成每个设备的命令之后，操作管理集成节点向每个设备输入所述命令以设置每个设备。此外，操作管理集成节点检查为通用格式设置的定义的一致性。

128. 发明申请

US20050078117A1 System and method for data synchronization for a computer architecture for broadband networks 有权
标题翻译：宽带网络计算机架构的数据同步系统和方法
公开(公告)号：US20050078117A1
公开(公告)日：2005-04-14
申请号：US10967363
申请日：2004-10-18
申请人： Masakazu Suzuoki , Takeshi Yamazaki
发明人： Masakazu Suzuoki , Takeshi Yamazaki
IPC分类号： G06F12/14 , G06F15/16 , G06F15/80 , G06F21/24 , H04L29/06
CPC分类号： G06F12/1466 , H04L69/12
摘要： A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A processing system for performing graphics processing is also provided. A first processor is of a first processor type and a number of second processors are of a second processor type. One of the second processors can perform graphics processing on a first set of graphics data to generate a second set of graphics data, and another of the second processors can perform graphics processing on the second set to generate a third set of graphics data.
摘要翻译：提供了一种用于宽带网络高速处理的计算机体系结构和编程模型。该架构采用一致的模块化结构，通用的计算模块和统一的软件单元。公共计算模块包括控制处理器，多个处理单元，处理单元处理程序的多个本地存储器，直接存储器存取控制器和共享主存储器。还提供了一种用于执行图形处理的处理系统。第一处理器是第一处理器类型，并且多个第二处理器是第二处理器类型。第二处理器中的一个可以对第一组图形数据执行图形处理，以产生第二组图形数据，另一个第二处理器可以在第二组上执行图形处理，以生成第三组图形数据。

129. 发明授权

US06718058B2 Picture generating apparatus 失效
标题翻译：图像生成装置
公开(公告)号：US06718058B2
公开(公告)日：2004-04-06
申请号：US10218594
申请日：2002-08-15
申请人： Ryuji Ochi , Takeshi Yamazaki , Hisaki Nimiya , Masayuki Ao , Katsu Oshida , Yasuhiro Hayashida , Taishi Yasuda
发明人： Ryuji Ochi , Takeshi Yamazaki , Hisaki Nimiya , Masayuki Ao , Katsu Oshida , Yasuhiro Hayashida , Taishi Yasuda
IPC分类号： G06K900
CPC分类号： A63F13/5258 , A63F13/10 , A63F13/5252 , A63F13/803 , A63F13/807 , A63F2300/64 , A63F2300/6661 , A63F2300/6684 , A63F2300/8017 , A63F2300/8041
摘要： When a car turns, a visual point position CP and a sight line direction T are moved (from CP′ to CP and from T′ to T) in accordance with a turning angle of the car, and a displacement u of the visual point position (CP″) is made different from a displacement v of the sight line direction (T″). A ratio of the visual point position displacement u to the sight line direction displacement v is about 1:5.
摘要翻译：当轿厢转弯时，视点位置CP和视线方向T根据轿厢的转动角度（从CP'到T'从T'移动到T），并且视点位置的位移u （CP“）与视线方向（T”）的位移v不同。视点位置位移u与视线方向位移v的比值约为1:5。

130. 发明授权

US06567562B1 Encoding apparatus and method 失效
标题翻译：编码装置及方法
公开(公告)号：US06567562B1
公开(公告)日：2003-05-20
申请号：US09411839
申请日：1999-10-04
申请人： Tadayoshi Nakayama , Takeshi Yamazaki
发明人： Tadayoshi Nakayama , Takeshi Yamazaki
IPC分类号： G06K936
CPC分类号： G06T9/005
摘要： Disclosed is an arrangement for easily and quickly performing variable length coding for a multi-valued image, while estimating coding efficiency. To achieve the above objective, an encoding apparatus, which encodes a plurality of sets of multi-valued image data to produce code having variable lengths based on the multi-valued image data and a parameter k, comprises a bit shift unit for performing bit shifts for each of the multi-valued image data sets a different number of times in accordance with the parameter k and for outputting P sets of data, P accumulation adders for accumulating the P sets of data in correlation with the parameter k, for each of the multi-valued data sets, and comparators for comparing the results obtained by the accumulation adders to determine an optimal parameter k for each of the multi-valued image data sets.
摘要翻译：公开了一种用于在估计编码效率的同时对多值图像进行容易且快速地执行可变长度编码的装置。为了实现上述目的，编码装置，其编码多组多值图像数据以产生基于多值图像数据和参数k的具有可变长度的代码，包括用于执行位移的位移单元对于每个多值图像数据集，根据参数k进行不同次数的输出，并且用于输出P组数据，用于累积与参数k相关的P组数据的P累积加法器多值数据集和比较器，用于比较由累积加法器获得的结果，以确定每个多值图像数据集的最佳参数k。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式