专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5963803A Method of making N-channel and P-channel IGFETs with different gate thicknesses and spacer widths 失效
标题翻译：制造具有不同栅极厚度和间隔宽度的N沟道和P沟道IGFET的方法
公开(公告)号：US5963803A
公开(公告)日：1999-10-05
申请号：US17254
申请日：1998-02-02
申请人： Robert Dawson , Mark W. Michael , Charles E. May
发明人： Robert Dawson , Mark W. Michael , Charles E. May
IPC分类号： H01L21/8238 , H01L27/092 , H01L27/02
CPC分类号： H01L21/82385 , H01L21/823864 , H01L27/0922
摘要： A method of making N-channel and P-channel IGFETs with different gate thicknesses and spacer widths is disclosed. The method includes providing a semiconductor substrate with a first active region of a first conductivity type and a second active region of a second conductivity type, forming a first gate over the first active region and a second gate over the second active region, wherein the second gate has a substantially greater thickness than the first gate, forming first spacers in close proximity to opposing sidewalls of the first gate and second spacers in close proximity to opposing sidewalls of the second gate, wherein the second spacers have a substantially greater width than the first spacers due to the second gate having a substantially greater thickness than the first gate, and forming a first source and a first drain of the second conductivity type in the first active region and a second source and a second drain of the first conductivity type in the second active region. Preferably, the N-channel device is formed in the first active region, the P-channel device is formed in the second active region, and the N-channel and P-channel devices include lightly and heavily doped source and drain regions. In this manner, the relatively thick gate for the P-channel device reduces boron penetration, and the relatively wide spacers for the P-channel device offset the rapid diffusion of boron in the heavily doped source and drain regions of the P-channel device during high temperature processing so that the lightly doped source and drain regions for the N-channel and P-channel devices have the desired sizes.
摘要翻译：公开了一种制造具有不同栅极厚度和间隔物宽度的N沟道和P沟道IGFET的方法。该方法包括提供具有第一导电类型的第一有源区和第二导电类型的第二有源区的半导体衬底，在第一有源区上形成第一栅极，在第二有源区上形成第二栅极，其中第二有源区栅极具有比第一栅极大得多的厚度，在第二栅极的相对侧壁附近形成第一间隔物，其紧邻第一栅极的相对侧壁和第二间隔物，其中第二间隔物具有比第一栅极大得多的宽度由于第二栅极具有比第一栅极大得多的厚度的间隔物，以及在第一有源区中形成第二导电类型的第一源极和第一漏极，以及在第一有源区中形成第一导电类型的第二源极和第二漏极第二活跃区域。优选地，N沟道器件形成在第一有源区中，P沟道器件形成在第二有源区中，并且N沟道和P沟道器件包括轻掺杂和重掺杂的源极和漏极区。以这种方式，用于P沟道器件的相对较厚的栅极减少硼渗透，并且用于P沟道器件的相对较宽的间隔物抵消P沟道器件的重掺杂源极和漏极区域中硼的快速扩散，高温处理使得用于N沟道和P沟道器件的轻掺杂源极和漏极区域具有期望的尺寸。

2. 发明授权

US5913106A Method for testing junction leakage of salicided devices fabricated using shallow trench and refill techniques 失效
标题翻译：使用浅沟槽和再填充技术制造的含水装置的接头泄漏检测方法
公开(公告)号：US5913106A
公开(公告)日：1999-06-15
申请号：US46974
申请日：1998-03-24
申请人： Frederick N. Hause , Charles E. May , Robert Dawson
发明人： Frederick N. Hause , Charles E. May , Robert Dawson
IPC分类号： H01L23/544 , H01L21/66
CPC分类号： H01L22/34 , H01L2924/0002
摘要： A resistor protect mask is used on a shallow trench isolation device junction to cover a device area except for a strip on the perimeter of the device area. The silicide layer formed on the central surface portion of the device and the strip area on the perimeter of the device upon which silicide formation is prevented forms a test structure for evaluation of junction formation that is immune from the effects of silicide formation on a device trench sidewall. Electrical tests and leakage measurements upon the test structure are compared directly to similar silicide shallow trench isolated devices which do not incorporate the resistor protect mask and shallow trench isolated devices without silicide to determine whether salicide processing is a cause of junction effects including junction leakage and short-circuiting.
摘要翻译：在浅沟槽隔离装置连接处使用电阻保护掩模，以覆盖设备区域外围的条带之外的设备区域。在器件的中心表面部分上形成的硅化物层和在其上防止硅化物形成的器件的周边上的条带区域形成用于评估结合形成的测试结构，其免于在器件沟槽上的硅化物形成的影响侧壁。将测试结构上的电气测试和泄漏测量直接与类似的硅化物浅沟槽隔离器件进行比较，这些器件不包含电阻器保护掩模和没有硅化物的浅沟槽隔离器件，以确定自对准处理是否包括结漏现象和短路电路

3. 发明授权

US5714392A Rapid thermal anneal system and method including improved temperature sensing and monitoring 失效
公开(公告)号：US5714392A
公开(公告)日：1998-02-03
申请号：US687857
申请日：1996-07-26
申请人： Robert Dawson , Frederick N. Hause , Charles E. May
发明人： Robert Dawson , Frederick N. Hause , Charles E. May
IPC分类号： G01J5/02 , G01J5/00 , G01J5/04 , G01J5/60 , H01L21/26 , G01R31/26 , H01L21/324 , H01L21/477 , H01L21/66
CPC分类号： G01J5/601 , G01J5/041 , G01J5/60
摘要： A broadband pyrometer is used for sensing temperature of a semiconductor wafer in an RTA system in association with a monochromator to cancel the backside characteristics of the semiconductor wafer. A rapid thermal anneal (RTA) system includes a rapid thermal anneal (RTA) chamber, a heating lamp arranged in the vicinity of the RTA chamber for heating interior to the RTA chamber, a broadband pyrometer disposed in the vicinity of the RTA chamber and directed to measure interior to the RTA chamber, and a grating monochromator connected to the broadband pyrometer.

4. 发明授权

US06323524B1 Semiconductor device having a vertical active region and method of manufacture thereof 有权
标题翻译：具有垂直有源区的半导体器件及其制造方法
公开(公告)号：US06323524B1
公开(公告)日：2001-11-27
申请号：US09143480
申请日：1998-08-28
申请人： Charles E. May , Robert Dawson
发明人： Charles E. May , Robert Dawson
IPC分类号： H01L2976
CPC分类号： H01L29/41775 , H01L29/41783 , H01L29/66537 , H01L29/66568 , H01L29/66575 , H01L29/6659 , H01L29/66613 , H01L29/66621 , H01L29/66628 , H01L29/78
摘要： A semiconductor device and method of manufacture thereof is provided. According to one embodiment, a semiconductor device is formed by forming a trench within a substrate. An oxide layer is formed within the trench and portions of the oxide layer are removed to expose one or more portions of the substrate within the trench. A plurality of doped polysilicon pillars are formed within the trench. The doped polysilicon pillars include one or more active region pillars formed on the one or more exposed portions of the substrate.
摘要翻译：提供了一种半导体器件及其制造方法。根据一个实施例，通过在衬底内形成沟槽来形成半导体器件。在沟槽内形成氧化物层，去除氧化物层的部分以暴露沟槽内的衬底的一个或多个部分。多个掺杂的多晶硅柱形成在沟槽内。掺杂的多晶硅柱包括形成在衬底的一个或多个暴露部分上的一个或多个有源区域柱。

5. 发明授权

US06184986B2 Depositing a material of controlled, variable thickness across a surface for planarization of that surface 有权
标题翻译：在表面上沉积受控的，可变厚度的材料，以使该表面平坦化
公开(公告)号：US06184986B2
公开(公告)日：2001-02-06
申请号：US09441222
申请日：1999-11-15
申请人： Robert Dawson , Charles E. May
发明人： Robert Dawson , Charles E. May
IPC分类号： G01B1106
CPC分类号： H01L22/20 , H01L21/31051 , H01L21/32115
摘要： A method is provided for obtaining a topography with a substantially planar upper surface. The profile of the upper surface of the semiconductor topography is first detected by a profile detection tool, such as a stylus profilometer. The profile detection tool creates a database to quantify the elevational variations across the upper surface of the semiconductor topography. The database is then provided to a control system of a deposition tool. The control system controls the deposition of a profile layer upon the upper surface of the semiconductor topography such that a thickness of the profile layer is a function of the elevation of the surface. In one embodiment, the control system controls a potential gradient across the semiconductor topography so as to cause more reactant species to be directed toward the more recessed regions of the topography. In another embodiment, the control system controls the opening and closing of valves disposed within a shower head above the semiconductor topography. More reactant species are allowed to pass from those valves positioned directly above the more recessed regions of the topography. The resulting upper surface of the semiconductor topography is thus planar.
摘要翻译：提供了一种用于获得具有基本平坦的上表面的形貌的方法。首先通过轮廓检测工具（例如触针表面光度计）来检测半导体形貌的上表面的轮廓。轮廓检测工具创建一个数据库，以量化横跨半导体形貌的上表面的高程变化。然后将数据库提供给沉积工具的控制系统。控制系统控制在半导体拓扑的上表面上的轮廓层的沉积，使得轮廓层的厚度是表面的仰角的函数。在一个实施例中，控制系统控制横跨半导体形貌的电位梯度，以便使更多的反应物物质被引导到地形的更凹陷的区域。在另一个实施例中，控制系统控制在半导体形貌之上设置在喷淋头内的阀的打开和关闭。允许更多的反应物物质从位于地形的更凹陷区域正上方的那些阀门通过。因此，所得到的半导体形貌的上表面是平面的。

6. 发明授权

US5981357A Semiconductor trench isolation with improved planarization methodology 失效
标题翻译：具有改进的平面化方法的半导体沟槽隔离
公开(公告)号：US5981357A
公开(公告)日：1999-11-09
申请号：US877000
申请日：1997-06-16
申请人： Fred N. Hause , Robert Dawson , Charles E. May , Mark I. Gardner , Kuang-Yeh Chang
发明人： Fred N. Hause , Robert Dawson , Charles E. May , Mark I. Gardner , Kuang-Yeh Chang
IPC分类号： H01L21/76 , H01L21/3105 , H01L21/762
CPC分类号： H01L21/76229 , H01L21/31053 , Y10S148/05
摘要： An isolation technique is provided for improving the overall planarity of filled isolation regions relative to adjacent silicon mesas. The isolation process results in a silicon mesa having enhanced mechanical and electrical properties. Planarity is performed by repeating the steps of filling isolation trenches, patterning large area isolation trenches, and refilling isolation trenches to present an upper surface having indents which can be readily removed by a chemical-mechanical polish. The silicon mesa upper surface is enhanced by utilizing a unique set of layers stacked upon the silicon substrate, and thereafter patterning the substrate to form raised silicon surfaces, or mesas, having the stacked layers thereon. The patterned, stacked layers include a unique combination of dissimilar compositions which, when removed, leave a silicon mesa upper surface which is recessed below the adjacent, filled trenches. The patterned stacked layers incorporate a polysilicon and/or oxide buffer which prevents deleterious migration of nitrogen from the overlying nitride layer to the underlying silicon mesa upper surface.
摘要翻译：提供隔离技术用于改善填充隔离区相对于相邻硅台面的整体平面度。隔离过程产生具有增强的机械和电性能的硅台面。通过重复填充隔离沟槽，图案化大面积隔离沟槽和重新填充隔离沟槽以呈现具有可以通过化学机械抛光容易去除的凹痕的上表面的步骤来执行平面度。通过利用堆叠在硅衬底上的独特的一组层来增强硅台面上表面，然后对衬底进行图案化以形成其上具有堆叠层的凸起的硅表面或台面。图案化的堆叠层包括不同组合物的独特组合，当被去除时，其离开相邻填充沟槽下方的硅台面上表面。图案化的堆叠层包含多晶硅和/或氧化物缓冲液，其可防止氮从上覆的氮化物层到底层的硅台面上表面的有害迁移。

7. 发明授权

US6156649A Method of forming uniform sheet resistivity salicide 失效
标题翻译：形成均匀的电阻率自对准硅胶的方法
公开(公告)号：US6156649A
公开(公告)日：2000-12-05
申请号：US60434
申请日：1998-04-14
申请人： Fred N. Hause , Robert Dawson , Charles E. May
发明人： Fred N. Hause , Robert Dawson , Charles E. May
IPC分类号： H01L21/28 , H01L21/285 , H01L21/336 , H01L21/44
CPC分类号： H01L21/28518 , H01L21/28052 , H01L29/665
摘要： A semiconductor process in which a first silicide is formed on silicon upper surfaces upon which a second silicide is selectively deposited. A refractory metal is blanket deposited on a semiconductor substrate. The semiconductor substrate is then heated to a first temperature to react portions of the refractory metal above the exposed silicon surfaces to form a first phase of a first silicide. The unreacted portions of the refractory metal then remove, typically with a wet etch process. The semiconductor substrate is then heated to a second temperature to form a second phase of the first silicide. The second temperature is typically greater than the first, and the resistivity of the second phase is less than a resistivity of the first phase. Thereafter, a second metal silicide is selectively deposited on the first silicide, preferably through the use of a chemical vapor deposition process. In one embodiment, the selectively deposited second silicide is reacted with the existing first silicide to form a composite silicide structure exhibiting uniform sheet resistivity independent of the dimensions of the underlying silicon structure.
摘要翻译：一种半导体工艺，其中第一硅化物形成在硅上表面上，在其上选择性地沉积第二硅化物。难熔金属被覆盖在半导体衬底上。然后将半导体衬底加热至第一温度，以使暴露的硅表面上方的难熔金属的部分反应，以形成第一硅化物的第一相。难熔金属的未反应部分通常用湿蚀刻工艺除去。然后将半导体衬底加热至第二温度以形成第一硅化物的第二相。第二温度通常大于第一温度，第二相的电阻率小于第一相的电阻率。此后，优选通过使用化学气相沉积工艺，在第一硅化物上选择性地沉积第二金属硅化物。在一个实施例中，选择性沉积的第二硅化物与现有的第一硅化物反应以形成独立于下面的硅结构的尺寸的均匀的薄层电阻的复合硅化物结构。

8. 发明授权

US6030875A Method for making semiconductor device having nitrogen-rich active region-channel interface 失效
标题翻译：制造具有富氮有源区 - 沟道界面的半导体器件的方法
公开(公告)号：US6030875A
公开(公告)日：2000-02-29
申请号：US994182
申请日：1997-12-19
申请人： Charles E. May , Robert Dawson , Michael Duane
发明人： Charles E. May , Robert Dawson , Michael Duane
IPC分类号： H01L21/265 , H01L21/336 , H01L21/8238 , H01L29/167 , H01L29/78
CPC分类号： H01L29/6659 , H01L21/26506 , H01L21/26586 , H01L21/823807 , H01L29/7833 , H01L29/167
摘要： A semiconductor device having a nitrogen-rich active region-channel interface and process for fabrication thereof is provided. The nitrogen-rich interface can, for example, can reduce the electric field potential in this region and reduce hot carrier injection effects. Consistent with one embodiment of the invention, a semiconductor device is provided having a substrate, at least one gate electrode disposed over the substrate and an active region disposed adjacent to gate electrode. The semiconductor device further includes a channel region extending from the active region beneath the gate electrode and a nitrogen-rich region disposed at an interface between the channel region and the active region. The nitrogen-rich region may, for example, be disposed at least in part in the channel region. The nitrogen-rich region may, for example, also be disposed at least part of the active region. Further, the active region may be disposed, for example, within the nitrogen-rich region.
摘要翻译：提供了具有富氮有源区 - 沟道界面的半导体器件及其制造方法。例如，富氮界面可以降低该区域的电场电位并减少热载流子注入效应。根据本发明的一个实施例，提供一种半导体器件，其具有衬底，设置在衬底上的至少一个栅电极和邻近栅电极设置的有源区。半导体器件还包括从栅电极下方的有源区延伸的沟道区和设置在沟道区与有源区之间的界面处的富氮区。例如，富氮区域可以至少部分地设置在沟道区域中。例如，富氮区也可以设置在有源区的至少一部分上。此外，有源区可以例如设置在富氮区域内。

9. 发明授权

US5950106A Method of patterning a metal substrate using spin-on glass as a hard mask 失效
标题翻译：使用旋涂玻璃作为硬掩模来图案化金属基板的方法
公开(公告)号：US5950106A
公开(公告)日：1999-09-07
申请号：US647510
申请日：1996-05-14
申请人： Charles E. May , Robert Dawson
发明人： Charles E. May , Robert Dawson
IPC分类号： G03F7/09 , H01L21/033 , H01L21/3213 , H01L21/44
CPC分类号： H01L21/0331 , G03F7/09 , H01L21/32139
摘要： A method for patterning an underlying metal substrate includes forming a layer of spin-on glass over the metal substrate, forming a layer of photoresist over the spin-on glass, patterning the photoresist, patterning the spin-on glass using the photoresist as a mask, and patterning the metal substrate by applying an etch using the spin-on glass as a hard mask wherein the etch removes the photoresist and partially removes the spin-on glass. In one embodiment, the spin-on glass is patterned by applying a fluorine-based plasma, an aluminum-based metal substrate is patterned by applying a chlorine-based plasma in which an etch selectivity of the metal substrate to the spin-on glass is at least 10:1, and the spin-on glass is removed by applying another fluorine-based plasma.
摘要翻译：用于图案化下面的金属衬底的方法包括在金属衬底上形成旋涂玻璃层，在旋涂玻璃上形成光致抗蚀剂层，图案化光致抗蚀剂，使用光致抗蚀剂作为掩模来图案化旋涂玻璃并且通过使用旋涂玻璃作为硬掩模施加蚀刻来对金属基板进行图案化，其中蚀刻去除光致抗蚀剂并部分去除旋涂玻璃。在一个实施例中，通过施加氟基等离子体来对旋涂玻璃进行图案化，通过施加氯基等离子体对铝基金属基板进行图案化，其中金属基板对旋涂玻璃的蚀刻选择性为至少10：1，通过施加另一种氟基等离子体去除旋涂玻璃。

10. 发明授权

US6044203A Rapid thermal anneal system and method including improved temperature sensing and monitoring 失效
标题翻译：快速热退火系统和方法包括改进的温度检测和监测
公开(公告)号：US6044203A
公开(公告)日：2000-03-28
申请号：US907295
申请日：1997-08-06
申请人： Robert Dawson , Frederick N. Hause , Charles E. May
发明人： Robert Dawson , Frederick N. Hause , Charles E. May
IPC分类号： G01J5/02 , G01J5/00 , G01J5/04 , G01J5/60 , H01L21/26 , H01L21/31 , G01J5/06
CPC分类号： G01J5/601 , G01J5/041 , G01J5/60
摘要： A broadband pyrometer is used for sensing temperature of a semiconductor wafer in an RTA system in association with a monochromator to cancel the backside characteristics of the semiconductor wafer. A rapid thermal anneal (RTA) system includes a rapid thermal anneal (RTA) chamber, a heating lamp arranged in the vicinity of the RTA chamber for heating interior to the RTA chamber, a broadband pyrometer disposed in the vicinity of the RTA chamber and directed to measure interior to the RTA chamber, and a grating monochromator connected to the broadband pyrometer.
摘要翻译：使用宽带高温计来检测与单色仪相关联的RTA系统中的半导体晶片的温度，以消除半导体晶片的背面特性。快速热退火（RTA）系统包括快速热退火（RTA）室，布置在RTA室附近的加热灯，用于加热到RTA室内部，宽带高温计设置在RTA室附近并被引导测量RTA室的内部，以及连接到宽带高温计的光栅单色仪。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式