会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明授权
    • Semiconductor device and electrical circuit device using thereof
    • 半导体装置及其电路装置
    • US07768066B2
    • 2010-08-03
    • US12179549
    • 2008-07-24
    • Hidekatsu OnoseHiroyuki Takazawa
    • Hidekatsu OnoseHiroyuki Takazawa
    • H01L29/94
    • H01L29/7828H01L25/18H01L29/0623H01L29/0696H01L29/1608H01L29/66068H01L29/7391H01L2924/0002H01L2924/00
    • A UMOSFET is capable of reducing a threshold voltage and producing a large saturation current. A typical UMOSFET according to the present invention includes: an N+ type SiC substrate constituting a drain layer; an N− type SiC layer that is in contact with the drain layer and constitutes a drift layer; a P type body layer formed on the drift layer and being a semiconductor layer; an N+ type SiC layer constituting a source layer; a trench extending from the source layer to a predetermined location placed in the drift layer; a P type electric field relaxation region provided around and outside a bottom portion of the trench; and a channel region extending from the N+ type source layer to the P type electric field relaxation region and having an impurity concentration higher than that of the N− type drift layer and lower than that of the P type body layer.
    • UMOSFET能够降低阈值电压并产生大的饱和电流。 根据本发明的典型的UMOSFET包括:构成漏极层的N +型SiC衬底; 与漏极层接触并构成漂移层的N型SiC层; 形成在所述漂移层上并且是半导体层的P型体层; 构成源极层的N +型SiC层; 从源极层延伸到放置在漂移层中的预定位置的沟槽; 设置在沟槽的底部周围和外侧的P型电场弛豫区域; 以及从N +型源极层向P型电场弛豫区域延伸并且杂质浓度高于N型漂移层的杂质浓度并低于P型体层的沟道区域。
    • 10. 发明授权
    • High speed heterojunction bipolar transistor, and RF power amplifier and mobile communication system using the same
    • 高速异质结双极晶体管,射频功率放大器和移动通信系统使用相同
    • US06392258B1
    • 2002-05-21
    • US09516160
    • 2000-02-29
    • Koji HirataHiroyuki Takazawa
    • Koji HirataHiroyuki Takazawa
    • H01L29737
    • H01L29/66318H01L29/7371H03F3/195H03F3/60
    • To provide a super high-speed heterojunction bipolar transistor, a semiconductor device including such a heterojunction bipolar transistor has a structure wherein a subcollector layer, collector layer, base layer, emitter layer (InGaP layer) and emitter cap layer are successively formed in predetermined shapes a surface of a semi-insulating GaAs substrate, an inner edge part of a base electrode overlaps a periphery of the emitter layer, and the base electrode is electrically connected to the base layer by an alloy layer formed by alloying the emitter layer under the base electrode. The emitter layer is selectively formed on the base layer. The base electrode extends from the peripheral part of the emitter layer across the base layer, and the alloy layer extends to a midway depth of the base layer. The edge of the base layer is situated further inside than the outer edge of the base electrode.
    • 为了提供超高速异质结双极晶体管,包括这种异质结双极晶体管的半导体器件具有其中以预定形状连续形成子集电极层,集电极层,基极层,发射极层(InGaP层)和发射极盖层的结构 半绝缘GaAs衬底的表面,基极的内边缘部分与发射极层的周边重叠,并且基极通过合金层与基底层电连接,所述合金层通过将发射极层合在基底 电极。 发射极层选择性地形成在基底层上。 基极从发射极层的周边部分穿过基底层延伸,合金层延伸到基底层的中间深度。 基层的边缘比基极的外边缘更靠内侧。