专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06479859B2 Split gate flash memory with multiple self-alignments 有权
标题翻译：分离门闪存具有多个自对准
公开(公告)号：US06479859B2
公开(公告)日：2002-11-12
申请号：US09777303
申请日：2001-02-06
申请人： Chia-Ta Hsieh , Tai-Fen Lin , Wen-Ting Chu , Chuang-Ke Yeh , Hung-Cheng Sung , Di-Son Kuo
发明人： Chia-Ta Hsieh , Tai-Fen Lin , Wen-Ting Chu , Chuang-Ke Yeh , Hung-Cheng Sung , Di-Son Kuo
IPC分类号： H01L29788
CPC分类号： H01L27/11521 , H01L27/115 , H01L29/42324 , H01L29/7885
摘要： A method is disclosed for forming a split-gate flash memory cell where the floating gate of the cell is self-aligned to isolation, to source and to word line. This multi-self-aligned structure, which provides the maximum shrinkage of the cell that is possible, is also disclosed. The multi-self-alignment is accomplished by first defining the floating gate at the same time the trench isolation is formed, and then self-aligning the source to the floating gate by using a nitride layer as a hard mask in place of the traditional polyoxide, and finally forming a polysilicon spacer to align the word line to the floating gate. Furthermore, a thin floating gate is used to form a thin and sharp poly tip through the use of a “smiling effect” to advantage. The tip substantially decreases the coupling ratio of the floating gate to the word line for fast erasing speed, while at the same time increasing the coupling of the source to the floating gate with the attendant increase in the programming speed of the split gate flash memory cell.
摘要翻译：公开了一种用于形成分离栅闪存单元的方法，其中单元的浮置栅极自对准到隔离，源极和字线。还公开了提供可能的电池的最大收缩率的多自对准结构。通过首先在形成沟槽隔离的同时首先定义浮栅，然后通过使用氮化物层作为硬掩模来代替传统的多晶氧体来将源自对准到浮栅来实现多自对准，并最终形成多晶硅间隔物以将字线对准浮动栅极。此外，通过使用“微笑效果”，薄的浮动门用于形成薄而尖的多头尖端。尖端大大降低了浮动栅极与字线的耦合比，以实现快速擦除速度，同时增加了源极与浮栅的耦合，伴随着分流栅闪存单元的编程速度的增加。

2. 发明授权

US06204126B1 Method to fabricate a new structure with multi-self-aligned for split-gate flash 有权
标题翻译：用于分离栅闪光的多自对准制造新结构的方法
公开(公告)号：US06204126B1
公开(公告)日：2001-03-20
申请号：US09506930
申请日：2000-02-18
申请人： Chia-Ta Hsieh , Tai-Fen Lin , Wen-Ting Chu , Chuang-Ke Yeh , Hung-Cheng Sung , Di-Son Kuo
发明人： Chia-Ta Hsieh , Tai-Fen Lin , Wen-Ting Chu , Chuang-Ke Yeh , Hung-Cheng Sung , Di-Son Kuo
IPC分类号： H01L21336
CPC分类号： H01L27/11521 , H01L27/115 , H01L29/42324 , H01L29/7885
摘要： A method is disclosed for forming a split-gate flash memory cell where the floating gate of the cell is self-aligned to isolation, to source and to word line. This multi-self-aligned structure, which provides the maximum shrinkage of the cell that is possible, is also disclosed. The multi-self-alignment is accomplished by first defining the floating gate at the same time the trench isolation is formed, and then self-aligning the source to the floating gate by using a nitride layer as a hard mask in place of the traditional polyoxide, and finally forming a polysilicon spacer to align the word line to the floating gate. Furthermore, a thin floating gate is used to form a thin and sharp poly tip through the use of a “smiling effect” to advantage. The tip substantially decreases the coupling ratio of the floating gate to the word line for fast erasing speed, while at the same time increasing the coupling of the source to the floating gate with the attendant increase in the programming speed of the split gate flash memory cell.
摘要翻译：公开了一种用于形成分离栅闪存单元的方法，其中单元的浮置栅极自对准到隔离，源极和字线。还公开了提供可能的电池的最大收缩率的多自对准结构。通过首先在形成沟槽隔离的同时首先定义浮栅，然后通过使用氮化物层作为硬掩模来代替传统的多晶氧体来将源自对准到浮栅来实现多自对准，并最终形成多晶硅间隔物以将字线对准浮动栅极。此外，通过使用“微笑效果”，薄的浮动门用于形成薄而尖的多头尖端。尖端大大降低了浮动栅极与字线的耦合比，以实现快速擦除速度，同时增加了源极与浮栅的耦合，伴随着分流栅闪存单元的编程速度的增加。

3. 发明授权

US06538277B2 Split-gate flash cell 有权
标题翻译：分离式闪存单元
公开(公告)号：US06538277B2
公开(公告)日：2003-03-25
申请号：US09920601
申请日：2001-08-02
申请人： Hung-Cheng Sung , Di-Son Kuo , Chuang-Ke Yeh , Chia-Ta Hsieh , Yai-Fen Lin , Wen-Ting Chu
发明人： Hung-Cheng Sung , Di-Son Kuo , Chuang-Ke Yeh , Chia-Ta Hsieh , Yai-Fen Lin , Wen-Ting Chu
IPC分类号： H01L29788
CPC分类号： H01L27/11521 , H01L21/28273 , H01L21/76895 , H01L21/76897 , H01L27/115 , H01L29/42324 , H01L29/66825
摘要： A novel method of forming a first polysilicon gate tip (poly-tip) for enhanced F-N tunneling in split-gate flash memory cells is disclosed. The poly-tip is formed in the absence of using a thick polysilicon layer as the floating gate. This is made possible by forming an oxide layer over the poly-gate and oxidizing the sidewalls of the polygate. Because the starting thickness of polysilicon of the floating gate is relatively thin, the resulting gate beak, or poly-tip, is also necessarily thin and sharp. This method, therefore, circumvents the problem of oxide thinning encountered in scaling down devices of the ultra large scale integration technology and the fast programmability and erasure performance of EEPROMs is improved.
摘要翻译：公开了一种形成分裂栅闪存单元中用于增强的F-N隧穿的第一多晶硅栅尖（多尖端）的新方法。在不使用厚多晶硅层作为浮动栅极的情况下形成多尖端。这可以通过在多晶硅上形成氧化层并氧化多晶硅的侧壁来实现。由于浮栅的多晶硅的起始厚度相对较薄，所以形成的栅极尖或多尖端也必然是薄且尖锐的。因此，该方法避免了超大规模集成技术的缩小设备中遇到的氧化物薄化问题，提高了EEPROM的快速可编程性和擦除性能。

4. 发明授权

US06534821B2 Structure with protruding source in split-gate flash 有权
公开(公告)号：US06534821B2
公开(公告)日：2003-03-18
申请号：US09927071
申请日：2001-08-10
申请人： Chia-Ta Hsieh , Yai-Fen Lin , Hung-Cheng Sung , Chuang-ke Yeh , Wen-Ting Chu , Di-Son Kuo
发明人： Chia-Ta Hsieh , Yai-Fen Lin , Hung-Cheng Sung , Chuang-ke Yeh , Wen-Ting Chu , Di-Son Kuo
IPC分类号： H01L29788
CPC分类号： H01L27/11521 , H01L27/115
摘要： A method is disclosed for forming a split-gate flash memory cell having a protruding source in place of the conventional flat source. The vertically protruding source structure has a top portion and a bottom portion. The bottom portion is polysilicon while the top portion is poly-oxide. The vertical wall of the protruding structure over the source is used to form vertical floating gate and spacer control gate with an intervening inter-gate oxide. Because the coupling between the source and the floating gate is now provided through the vertical wall, the coupling area is much larger than with conventional flat source. Furthermore, there is no longer the problem of voltage punch-through between the source and the drain. The vertical floating gate is also made thin so that the resulting thin and sharp poly-tip enhances further the erasing and programming speed of the flash memory cell. The vertical orientation of the source structure and the floating gate and the self-alignment of the spacer control gate to the floating gate together makes it possible to reduce the memory cell substantially.

5. 发明授权

US06312989B1 Structure with protruding source in split-gate flash 有权
标题翻译：结构突出的分支门闪光源
公开(公告)号：US06312989B1
公开(公告)日：2001-11-06
申请号：US09489496
申请日：2000-01-21
申请人： Chia-Ta Hsieh , Yai-Fen Lin , Hung-Cheng Sung , Chuang-Ke Yeh , Wen-Ting Chu , Di-Son Kuo
发明人： Chia-Ta Hsieh , Yai-Fen Lin , Hung-Cheng Sung , Chuang-Ke Yeh , Wen-Ting Chu , Di-Son Kuo
IPC分类号： H01L21336
CPC分类号： H01L27/11521 , H01L27/115
摘要： A method is disclosed for forming a split-gate flash memory cell having a protruding source in place of the conventional flat source. The vertically protruding source structure has a top portion and a bottom portion. The bottom portion is polysilicon while the top portion is poly-oxide. The vertical wall of the protruding structure over the source is used to form vertical floating gate and spacer control gate with an intervening inter-gate oxide. Because the coupling between the source and the floating gate is now provided through the vertical wall, the coupling area is much larger than with conventional flat source. Furthermore, there is no longer the problem of voltage punch-through between the source and the drain. The vertical floating gate is also made thin so that the resulting thin and sharp poly-tip enhances further the erasing and programming speed of the flash memory cell. The vertical orientation of the source structure and the floating gate and the self-alignment of the spacer control gate to the floating gate together makes it possible to reduce the memory cell substantially.
摘要翻译：公开了一种用于形成具有突出源的分裂栅极闪存单元来代替常规扁平源的方法。垂直突出的源结构具有顶部和底部。底部是多晶硅，而顶部是多晶氧化物。源极上的突出结构的垂直壁用于形成具有中间栅极氧化物的垂直浮动栅极和间隔物控制栅极。因为现在通过垂直壁提供源极和浮动栅极之间的耦合，所以耦合面积比常规扁平源大得多。此外，不再存在源极和漏极之间的电压穿通的问题。垂直浮动栅极也变薄，使得所得到的薄而尖锐的多尖端进一步增强了闪存单元的擦除和编程速度。源结构和浮置栅极的垂直取向以及间隔物控制栅极与浮置栅极的自对准一起使得可以基本上减小存储单元。

6. 发明授权

US06309928B1 Split-gate flash cell 有权
标题翻译：分离式闪存单元
公开(公告)号：US06309928B1
公开(公告)日：2001-10-30
申请号：US09208913
申请日：1998-12-10
申请人： Hung-Cheng Sung , Di-Son Kuo , Chuang-Ke Yeh , Chia-Ta Hsieh , Yai-Fen Lin , Wen-Ting Chu
发明人： Hung-Cheng Sung , Di-Son Kuo , Chuang-Ke Yeh , Chia-Ta Hsieh , Yai-Fen Lin , Wen-Ting Chu
IPC分类号： H01L21336
CPC分类号： H01L27/11521 , H01L21/28273 , H01L21/76895 , H01L21/76897 , H01L27/115 , H01L29/42324 , H01L29/66825
摘要： A novel method of forming a first polysilicon gate tip (poly-tip) for enhanced F—N tunneling in split-gate flash memory cells is disclosed. The poly-tip is formed in the absence of using a thick polysilicon layer as the floating gate. This is made possible by forming an oxide layer over the poly-gate and oxidizing the sidewalls of the polygate. Because the starting thickness of polysilicon of the floating gate is relatively thin, the resulting gate beak, or poly-tip, is also necessarily thin and sharp. This method, therefore, circumvents the problem of oxide thinning encountered in scaling down devices of the ultra large scale integration technology and the fast programmability and erasure performance of EEPROMs is improved.
摘要翻译：公开了一种形成分裂栅闪存单元中用于增强的F-N隧穿的第一多晶硅栅尖（多尖端）的新方法。在不使用厚多晶硅层作为浮动栅极的情况下形成多尖端。这可以通过在多晶硅上形成氧化层并氧化多晶硅的侧壁来实现。由于浮栅的多晶硅的起始厚度相对较薄，所以形成的栅极尖或多尖端也必然是薄且尖锐的。因此，该方法避免了超大规模集成技术的缩小设备中遇到的氧化物薄化问题，提高了EEPROM的快速可编程性和擦除性能。

7. 发明授权

US06333228B1 Method to improve the control of bird's beak profile of poly in split gate flash 有权
标题翻译：提高分流闸闪光灯中鸟类喙形状控制的方法
公开(公告)号：US06333228B1
公开(公告)日：2001-12-25
申请号：US09534160
申请日：2000-03-24
申请人： Chia-Ta Hsieh , Yai-Fen Lin , Hung-Cheng Sung , Jack Yeh , Wen-Ting Chu , Di-Son Kuo
发明人： Chia-Ta Hsieh , Yai-Fen Lin , Hung-Cheng Sung , Jack Yeh , Wen-Ting Chu , Di-Son Kuo
IPC分类号： H01L21336
CPC分类号： H01L29/66825 , H01L21/28273 , H01L29/42324
摘要： A method is provided to improve the control of bird's beak profile of poly in a split gate flash memory cell. The control of the bird's beak profile is achieved in a first embodiment where the polycrystalline layer of the floating gate is annealed at a high temperature. The annealing promotes small grain size and hence smoother surface in the polysilicon, which in turn promotes sharper poly tip. The smoother poly surface also results in thinner inter-poly between the floating gate and the control gate, which together with the sharp poly tip, enhances the erase speed of the split-gate flash memory cell. In a second embodiment, the performance is further enhanced by providing an amorphous silicon for the floating gate, because the amorphous nature of the silicon yields a very smooth surface. This smooth surface is transferred to the recrystallized state of the silicon layer through annealing. Thus, a good control for the bird's beak is achieved. A sharp and short poly tip then results from a well controlled and well-defined bird's beak. Hence, an enhanced split-gate flash memory cell follows.
摘要翻译：提供了一种方法来改善分裂门闪存单元中聚鸟的鸟嘴形状的控制。在第一实施例中实现鸟嘴形状的控制，其中浮栅的多晶层在高温下退火。退火促进了多晶硅中的小晶粒尺寸和因此更平滑的表面，这又促进了更尖锐的多晶硅尖端。更平滑的多晶面也导致浮栅和控制栅之间的更薄的多晶硅，其与尖锐的多晶硅尖端一起增强了分离栅闪存单元的擦除速度。在第二实施例中，通过为浮置栅极提供非晶硅来进一步提高性能，因为硅的无定形性能产生非常光滑的表面。该光滑表面通过退火转移到硅层的再结晶状态。因此，可以很好地控制鸟的喙。然后，一个尖锐和短的多头尖端来自良好控制和明确定义的鸟的喙。因此，增强的分闸式闪存单元如下。

8. 发明授权

US6127229A Process of forming an EEPROM device having a split gate 有权
标题翻译：形成具有分裂栅极的EEPROM器件的工艺
公开(公告)号：US6127229A
公开(公告)日：2000-10-03
申请号：US301222
申请日：1999-04-29
申请人： Wen-Ting Chu , Di-Son Kuo , Hung-Cheng Sung , Jack Yeh , Chia-Ta Hsieh , Yai-Fen Lin
发明人： Wen-Ting Chu , Di-Son Kuo , Hung-Cheng Sung , Jack Yeh , Chia-Ta Hsieh , Yai-Fen Lin
IPC分类号： H01L21/8247
CPC分类号： H01L27/11521
摘要： There is presented an improved method of fabricating an EEPROM device with a split gate. In the method, a silicon substrate is provided having spaced and parallel recessed oxide regions that isolate component regions where the oxide regions project above the top surface of the substrate. A thin gate oxide is formed on the substrate, and a first conformal layer is deposited over the gate oxide and projecting oxide regions. The substrate is then chemical-mechanically polished to remove the projections of polysilicon over the oxide regions. A silicon nitride layer is deposited on the resultant planar surface of the polysilicon, and elongated openings formed that will define the position of the floating gates that are perpendicular to the oxide regions. The exposed polysilicon in the openings in the silicon nitride are oxidized down to at least the level of the underlying silicon oxide regions, and the silicon nitride layer removed. The polysilicon layer is then removed using the silicon oxide layer as an etch barrier, and the edge surfaces of the resulting polysilicon floating gates oxidized. A second polysilicon layer is deposited on the substrate and elongated word lines formed that are parallel and partially overlapping the floating gates. Source lines are formed in the substrate, and gate lines are formed that overlie the floating gates.
摘要翻译：提出了一种用分裂栅极制造EEPROM器件的改进方法。在该方法中，提供硅衬底，其具有间隔开且平行的凹陷氧化物区域，其隔离氧化物区域突出在衬底的顶表面上方的组分区域。在衬底上形成薄栅氧化物，并且在栅极氧化物和突出的氧化物区域上沉积第一共形层。然后将衬底进行化学机械抛光以去除多晶硅在氧化物区域上的突起。在所形成的多晶硅的平坦表面上沉积氮化硅层，形成将形成垂直于氧化物区域的浮栅的位置的细长开口。氮化硅中的开口中的暴露的多晶硅被氧化到至少下面的氧化硅区域的水平，并且去除了氮化硅层。然后使用氧化硅层作为蚀刻阻挡层去除多晶硅层，并且所得多晶硅浮栅的边缘表面被氧化。第二多晶硅层沉积在衬底上，并且形成平行且部分地与浮动栅极重叠的细长字线。在衬底中形成源极线，并且形成覆盖浮栅的栅极线。

9. 发明授权

US06803625B2 Method with trench source to increase the coupling of source to floating gate in split gate flash 有权
公开(公告)号：US06803625B2
公开(公告)日：2004-10-12
申请号：US10627013
申请日：2003-07-25
申请人： Chia-Ta Hsieh , Di Son Kuo , Chrong-Jun Lin , Wen-Ting Chu
发明人： Chia-Ta Hsieh , Di Son Kuo , Chrong-Jun Lin , Wen-Ting Chu
IPC分类号： H01L2978
CPC分类号： H01L27/11521 , H01L27/115
摘要： A split-gate flash memory cell having improved programming and erasing speed with a tilted trench source, and also a method of forming the same are provided. This is accomplished by forming two floating gates and their respective control gates sharing a common source region. A trench is formed in the source region and the walls are sloped to have a tilt. A source implant is performed at a tilt angle and the trench is lined with a gate oxide layer. Subsequently, a lateral diffusion of the source implant is performed followed by thermal cycling. The lateral enlargement of the diffused source is found to increase the coupling ratio of the split-gate flash memory cell substantially.

10. 发明授权

US06403494B1 Method of forming a floating gate self-aligned to STI on EEPROM 有权
标题翻译：在EEPROM上形成与STI自对准的浮动栅极的方法
公开(公告)号：US06403494B1
公开(公告)日：2002-06-11
申请号：US09638300
申请日：2000-08-14
申请人： Wen-Ting Chu , Di-Son Kuo , Jack Yeh , Chia-Ta Hsieh , Chuan-Li Chang
发明人： Wen-Ting Chu , Di-Son Kuo , Jack Yeh , Chia-Ta Hsieh , Chuan-Li Chang
IPC分类号： H01L2100
CPC分类号： H01L27/11521 , H01L27/115
摘要： A method is disclosed for forming a split-gate flash memory cell where the floating gate of the cell is self-aligned to a shallow trench isolation (STI), which in turn makes it self-aligned to source and to word line. This will advantageously affect a shrinkage in the size of the memory cell. In a first embodiment, the close self-alignment is made possible through a new use of an anti-reflective coating (ARC) in the various process steps of the making of the cell. In the second embodiment, a low-viscosity material is used in such a manner so as to enable self-alignment of the floating gate to the STI in a simple way.
摘要翻译：公开了一种用于形成分裂栅极闪存单元的方法，其中单元的浮置栅极自对准到浅沟槽隔离（STI），其又使得其自对准到源极和字线。这将有利地影响存储器单元的尺寸的收缩。在第一实施例中，通过在制造电池的各种工艺步骤中新的使用抗反射涂层（ARC）使得紧密的自对准成为可能。在第二实施例中，以这样的方式使用低粘度材料，以便能够以简单的方式使浮动栅极与STI的自对准。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式