会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明申请
    • DUAL-MODE RADIO RECEIVER FOR RECEIVING NARROWBAND AND WIDE BAND SIGNALS
    • 用于接收窄带和宽带信号的双模式无线电接收器
    • WO1997032403A1
    • 1997-09-04
    • PCT/US1996003069
    • 1996-03-01
    • ERICSSON INC.
    • ERICSSON INC.DENT, Paul, W.
    • H04B01/26
    • H04B1/0007H03G5/24H04B1/0003H04B1/005H04B1/0057H04B1/1027H04B1/16H04B1/26H04B1/406H04B7/12H04B7/2646H04B2001/1054
    • A radio receiver for a radio operable in a radio communication system utilizing either a wideband standard such as GSM or a narrowband standard such as IS-54. The radio receiver has a wideband mode for demodulating wideband signals and a narrowband mode for demodulating narrowband signals. The radio receiver uses a wideband filter apparatus having a wide filter bandwidth adapted to the wideband signals for filtering both the wideband and narrowbans signals. When in the narrowband mode, a digitizer digitizes the filtered signals containing the narrowband signal and produces digital signals having amplitude and phase signals corresponding to the filtered signals. A digital signal processor is used to frequency-shift the digital signals so as to shift the narrowband signals to the center frequency of the wideband filter apparatus. The frequency-shifted narrowband signals are then filtered to select the centered narrowband signals and the narrowband signals are then demodulated. The digital signal processor is adapted to frequency-shift a plurality of different narrowband signals at different radio channel frequencies and to demodulate the different narrowband signals to provide for diversity combinaison.
    • 一种用于无线电通信系统的无线电接收机,其利用诸如GSM的宽带标准或诸如IS-54的窄带标准。 无线电接收机具有用于解调宽带信号的宽带模式和用于解调窄带信号的窄带模式。 无线电接收机使用具有适用于宽带信号的宽滤波器带宽的宽带滤波器装置,用于过滤宽带和窄带信号。 当处于窄带模式时,数字化仪对包含窄带信号的滤波信号进行数字化,并产生具有对应于滤波信号的振幅和相位信号的数字信号。 数字信号处理器用于对数字信号进行频移,以将窄带信号移动到宽带滤波器装置的中心频率。 然后对频移窄带信号进行滤波以选择中心的窄带信号,然后解调窄带信号。 数字信号处理器适用于以不同的无线电信道频率对多个不同的窄带信号进行频移,并且解调不同的窄带信号以提供分集组合。
    • 3. 发明申请
    • COMMON RECEIVE MODULE FOR A PROGRAMMABLE DIGITAL RADIO
    • 可编程数字无线电的通用模块
    • WO1997008843A2
    • 1997-03-06
    • PCT/US1996014165
    • 1996-08-30
    • NORTHROP GRUMMAN CORPORATION
    • NORTHROP GRUMMAN CORPORATIONPHILLIPS, William, C.PASCALE, Michael, V.MINARIK, Ronald, W.SCHMIDT, Kenneth, M.WEIGAND, Benjamin, F.DIRNDORFER, Walter, M.PRILL, Robert, S.SIEGEL, Arnold, B.NOGAY, Richard, H.
    • H04B01/26
    • H04B1/0014G01S13/767H04B1/0003H04B1/0039H04B1/26H04B1/40
    • A digital submodule is included in a software programmable common receive module for receiving intermediate frequency signals and producing a serial bit stream. The digital submodule is programmable based on a selected application of a plurality of radio applications and, if present, a selected function of a plurality of functions of the selected radio application. The digital submodule may include an analog to digital converter for converting intermediate frequency signals received from an analog submodule into digital signals. The digital signals are supplied to a programmable signal processing unit which is configured, according to the selected radio application and, if present, the selected function, to perform control functions, processing and analysis of the digital signals and generate output signals. The output signals are then formatted by a formatting unit producing formatted digital signals. The formatted digital signals are then supplied to a system bus. The programmable signal processing unit may include a digital downconverter for selective use depending on the selected application of radio communication, for generating a baseband signal. Additionally, a central processing unit is included to perform further signal processing for selected radio applications.
    • 数字子模块包括在用于接收中频信号并产生串行比特流的软件可编程公共接收模块中。 数字子模块可以基于多个无线电应用的选定应用以及(如果存在)所选择的无线电应用的多个功能的选定功能来编程。 数字子模块可以包括用于将从模拟子模块接收的中频信号转换为数字信号的模数转换器。 数字信号被提供给可编程信号处理单元,该可编程信号处理单元根据所选择的无线电应用和所选择的功能被配置,以执行数字信号的控制功能,处理和分析并产生输出信号。 然后通过产生格式化数字信号的格式化单元对输出信号进行格式化。 然后将格式化的数字信号提供给系统总线。 可编程信号处理单元可以包括用于选择性地使用的数字下变频器,这取决于所选择的无线电通信的应用,用于产生基带信号。 另外,包括中央处理单元以对选定的无线电应用执行进一步的信号处理。
    • 4. 发明申请
    • FM RECEIVER
    • FM接收器
    • WO1994021052A1
    • 1994-09-15
    • PCT/JP1994000385
    • 1994-03-10
    • KABUSHIKI KAISHA TOSHIBATOSHIBA AVE CO., LTD.
    • KABUSHIKI KAISHA TOSHIBATOSHIBA AVE CO., LTD.OGAWA, MasatoshiWAKABAYASHI, Hidenori
    • H04B01/26
    • H03D3/004
    • This receiver has a circuit (30) for judging whether or not a specific DC voltage range is drawn into an FM demodulation circuit (14). If the circuit (30) judges the range to be not drawn, this circuit (30) turns off a switch (27) and cuts the negative feedback loop, and controls an LPF circuit (25) constituting a PLL circuit (26) for selecting an audio channel to switch over a switch (29) to apply the output voltage (V tau ) of the LPF circuit (25) to a VCO (20). If the circuit (30) judges the range to be drawn, the circuit (30) turns on the switch (27) to establish the negative feedback loop, and then, controls an LPF circuit (28) having a time constant greater than that of the LPF circuit (25) to switch over the switch (29) to apply the output voltage (V tau ) of the LPF circuit (28) to the VCO (20).
    • 该接收器具有用于判断特定DC电压范围是否被拉入FM解调电路(14)的电路(30)。 如果电路(30)判断未绘制的范围,则该电路(30)关断开关(27)并切断负反馈回路,并且控制构成PLL电路(26)的LPF电路(25),用于选择 用于切换开关(29)以将LPF电路(25)的输出电压(V tau)施加到VCO(20)的音频通道。 如果电路(30)判断要绘制的范围,则电路(30)接通开关(27)以建立负反馈回路,然后控制具有大于 LPF电路(25)切换开关(29)以将LPF电路(28)的输出电压(V tau)施加到VCO(20)。
    • 5. 发明申请
    • BALANCED MIXER CIRCUIT
    • 平衡混频器电路
    • WO1993015560A1
    • 1993-08-05
    • PCT/US1993000855
    • 1993-01-22
    • MOTOROLA, INC.
    • MOTOROLA, INC.HECK, Joseph, P.
    • H04B01/26
    • H04B1/26H03D7/1433H03D7/1458H03D7/1491
    • A balanced mixer circuit (200) includes a first balanced input (RF(+) and RF(-)), a second balanced input (LO(+) and LO(-)), and a balanced output (OUT+ and OUT-). The balanced mixer circuit (200) also includes a mixer (210) for mixing a first signal with a second signal. The mixer (210) further includes a first input and second input which is coupled to the second input of the balanced mixer circuit (200). The balanced mixer circuit (200) also includes a pair of couplers (204 and 206) for coupling the first input of the mixer circuit (200) to the first input of the mixer (210). Each of the pair of couplers (204 and 206) includes a feedback circuit (202 and 208) for improving the performance of the balanced mixer circuit (200).
    • 平衡混频器电路(200)包括第一平衡输入(RF(+)和RF( - )),第二平衡输入(LO(+)和LO( - ))和平衡输出(OUT +和OUT-) 。 平衡混频器电路(200)还包括用于将第一信号与第二信号混合的混频器(210)。 混频器(210)还包括耦合到平衡混频器电路(200)的第二输入端的第一输入端和第二输入端。 平衡混频器电路(200)还包括一对用于将混频器电路(200)的第一输入端耦合到混频器(210)的第一输入端的耦合器(204和206)。 一对耦合器(204和206)中的每一个包括用于改善平衡混频器电路(200)的性能的反馈电路(202和208)。
    • 6. 发明申请
    • RECEIVING CIRCUIT
    • 接收电路
    • WO1996017441A1
    • 1996-06-06
    • PCT/JP1995002448
    • 1995-11-30
    • MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.OHTA, Gen-ichiroINOKAI, KazunoriSASAKI, Fujio
    • MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
    • H04B01/26
    • H04B1/0032H03D1/2245H03D7/165H03D2200/0047H03D2200/005H03D2200/0082H03F3/45475H03F3/50H03F2200/537H04B1/0003H04B1/123H04B1/26H04B5/0093Y02D70/40Y02D70/42
    • A receiving circuit for digital demodulation communication system including channels, which reduces the power consumption of the receiving system, has a simple structure and consumes a small power. Two frequencies higher and lower the middle value of the frequencies of the channels are supplied to first and second frequency converting circuit (2 and 3) respectively from a local frequencyt signal generating circuit (4). Two output signals are generated for each of three signals of desired wave, higher channel, and lower channel. The desired wave commonly existing in the circuits (2 and 3) are extracted by means of a common wave extracting circuit (5). The frequency offset omega o in the output of the circuit (5) is removed by means of a frequency offset circuit (6) and the unnecessary frequency components are removed through a filter (8). By using a commons wave extracting circuit (5) having a transformer to utilize the mutual inductance, the difference between the common and noncommon waves is twice larger than that of conventional.
    • 包括减少接收系统的功耗的通道的数字解调通信系统的接收电路具有简单的结构并消耗小功率。 分别从本地频率信号发生电路(4)向第一和第二频率转换电路(2和3)分别提供频率越高和频率越高的两个频率。 对于期望的波,较高通道和下通道的三个信号中的每一个产生两个输出信号。 通常存在于电路(2和3)中的期望波通过公共波提取电路(5)提取。 通过频率偏移电路(6)去除电路(5)的输出中的频率偏移量ωo,并且通过滤波器(8)去除不必要的频率分量。 通过使用具有变压器的公共波提取电路(5)来利用互感,普通波与普通波之间的差是两倍。
    • 7. 发明申请
    • DATA INDEPENDENT AUTOMATIC GAIN CONTROL CIRCUIT FOR TELECOMMUNICATION APPLICATIONS
    • 数据独立自动增益控制电路,用于电信应用
    • WO1995034136A1
    • 1995-12-14
    • PCT/US1995006947
    • 1995-06-02
    • TRANSWITCH CORPORATION
    • TRANSWITCH CORPORATIONTOWNSEND, Jeffrey, A.
    • H04B01/26
    • H03G3/30
    • A data independent AGC control circuit (100) for telecommunication applications is provided and includes an AGC amplifier (112), a fixed gain amplifier (114), a capacitor (150), and first, second, and third control circuits. The first control circuit (120) is coupled to the data output of the fixed gain amplifier (114) and to the capacitor (150), and increases the store charge on the capacitor (150) when the data output exceeds a desired peak voltage level. The second control circuit is similarly coupled to the data output of the fixed gain amplifier (114) and to the capacitor (150), and decreases the store charge on the capacitor (150) when the data output exceeds a threshold voltage (typically 1/2 the desired peak voltage level). The third control circuit (143, 146, and 148) is coupled to the second control circuit (130) and to the capacitor (150), and decreases the store charge on the capacitor (150) after the data output falls below the threshold voltage for a predetermined length of time.
    • 提供了一种用于电信应用的数据独立AGC控制电路(100),其包括AGC放大器(112),固定增益放大器(114),电容器(150)以及第一,第二和第三控制电路。 第一控制电路(120)耦合到固定增益放大器(114)和电容器(150)的数据输出端,并且当数据输出超过期望的峰值电压电平时增加电容器(150)上的存储电荷 。 第二控制电路类似地耦合到固定增益放大器(114)和电容器(150)的数据输出,并且当数据输出超过阈值电压(通常为1 / 2所需的峰值电压电平)。 第三控制电路(143,146和148)耦合到第二控制电路(130)和电容器(150),并且在数据输出低于阈值电压之后减小电容器(150)上的存储电荷 预定的时间长度。