专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2010138291A1 PHASE LOCK LOOP WITH A MULTIPHASE OSCILLATOR 审中-公开
标题翻译：相位锁定与多相振荡器
公开(公告)号：WO2010138291A1
公开(公告)日：2010-12-02
申请号：PCT/US2010/034029
申请日：2010-05-07
申请人： PANASONIC CORPORATION , LIANG, Paul Cheng-Po , TAKINAMI, Koji
发明人： LIANG, Paul Cheng-Po , TAKINAMI, Koji
IPC分类号： H03L7/099
CPC分类号： H03L7/0995 , H03L7/1806 , H03L7/183 , H03L2207/50
摘要： A phase lock loop utilizes a multiphase oscillator having a plurality of digital inputs. A plurality of DQ flip-flops, offset in time from each other generate a plurality of control signals to remove control phase information from the oscillator in digital form. A DQ flip-flop connected between any two digital inputs on the oscillator determines direction of the traveling wave. The direction and phase information address a look-up table to determine the current fractional phase of the oscillator. A divide by N circuit is used to reduce the oscillator frequency. A total phase indicator signal for the oscillator is determined using the current fractional phase. The total phase is compared to a reference phase to produce a control signal for making adjustments to the oscillator. In a feed-forward path, frequency dividers divide a high frequency signal to a lower desired frequency, thereby increasing phase resolution.
摘要翻译：锁相环利用具有多个数字输入的多相振荡器。在时间上偏移的多个DQ触发器产生多个控制信号，以数字形式从振荡器中去除控制相位信息。连接在振荡器上的任何两个数字输入之间的DQ触发器决定行波的方向。方向和相位信息寻址查找表以确定振荡器的当前分数相位。使用N电路的除法来减少振荡器频率。使用当前的分数阶段确定振荡器的总相位指示信号。将总相位与参考相位进行比较，以产生用于调整振荡器的控制信号。在前馈路径中，分频器将高频信号分成较低的期望频率，从而增加相位分辨率。

2. 发明申请

WO2011091028A1 HIGH-EFFICIENCY ALL-DIGITAL TRANSMITTER 审中-公开
标题翻译：高效全数字发射器
公开(公告)号：WO2011091028A1
公开(公告)日：2011-07-28
申请号：PCT/US2011/021702
申请日：2011-01-19
申请人： PANASONIC CORPORATION , WANG, Hua , MATSUURA, Toru , MERCEY, Gregoire Le Grand de , LIANG, Paul Cheng-Po , TAKINAMI, Koji , BOOTH, Richard W.D.
发明人： WANG, Hua , MATSUURA, Toru , MERCEY, Gregoire Le Grand de , LIANG, Paul Cheng-Po , TAKINAMI, Koji , BOOTH, Richard W.D.
IPC分类号： H04L25/03
CPC分类号： H04L27/36 , H03D7/165
摘要： A low cost high-efficiency all-digital transmitter using all-digital power amplifiers ("DPA") and various mapping techniques to generate an output signal, which substantially reproduces a baseband signal at a carrier frequency. A baseband signal generator generates a baseband signal which is quantized by a signal processor using a quantization map. A DPA control mapper outputs control signals to phase selectors using the quantized signal and a quantization table. Each phase selector receives one of the control signals and outputs a waveform at a carrier frequency with a phase corresponding to the control signals, or an inactive signal. Each DPA in a DPA array has an assigned weight, receives one of the waveforms from the phase selectors, and outputs a power signal according to the weight of the DPA and the phase of the received waveform. The combined power signal substantially reproduces the baseband signal at the carrier frequency.
摘要翻译：使用全数字功率放大器（“DPA”）和各种映射技术的低成本高效全数字发射机，以产生输出信号，其基本上以载波频率再现基带信号。基带信号发生器生成使用量化映射由信号处理器量化的基带信号。 DPA控制映射器使用量化信号和量化表将控制信号输出到相位选择器。每个相位选择器接收一个控制信号，并以对应于控制信号的相位或无效信号输出载波频率的波形。 DPA阵列中的每个DPA具有分配的权重，从相位选择器接收波形之一，并根据DPA的权重和接收波形的相位输出功率信号。组合功率信号基本上以载波频率再现基带信号。

3. 发明申请

WO2010011606A1 SIGNAL DECOMPOSITION METHODS AND APPARATUS FOR MULTI-MODE TRANSMITTERS 审中-公开
标题翻译：信号分解方法和多模式发射机的设备
公开(公告)号：WO2010011606A1
公开(公告)日：2010-01-28
申请号：PCT/US2009/051167
申请日：2009-07-20
申请人： PANASONIC CORPORATION , LIANG, Paul, Cheng-Po , TAKINAMI, Koji
发明人： LIANG, Paul, Cheng-Po , TAKINAMI, Koji
IPC分类号： H04L27/04
CPC分类号： H04B1/66
摘要： A multi-mode communications transmitter includes a signal decomposer that converts rectangular-coordinate in-channel and quadrature channel signals into polar-coordinate amplitude and angle component signals and forms first and second modulation signals. The signal decomposition process performed by the signal decomposer combines envelope-reduction and restoration (ERR) with filtering to reduce the bandwidths of the first and second modulation signals compared to the bandwidths of the unmodified amplitude and angle component signals. Reduction in signal bandwidths eases the design requirements of the electrical components needed to process and generate the signals applied to the power supply and radio frequency (RF) input ports of the multi-mode communications transmitter's power amplifier (PA). It makes the multi-mode communications transmitter more forgiving to gain and delay mismatches between the signals applied to the power supply and RF input ports of the PA, compared to conventional polar modulation transmitters.
摘要翻译：多模式通信发射机包括将矩形坐标信道和正交信道信号转换为极坐标振幅和角分量信号并形成第一和第二调制信号的信号分解器。由信号分解器进行的信号分解处理将包络减少和恢复（ERR）与滤波相结合，以与未修改的幅度和角度分量信号的带宽相比降低第一和第二调制信号的带宽。降低信号带宽可以减轻处理和产生施加到多模式通信发射机功率放大器（PA）的电源和射频（RF）输入端口的信号所需的电气部件的设计要求。与传统的极性调制发射机相比，它使得多模式通信发射机更宽容地获得并延迟施加到PA的电源和RF输入端口的信号之间的不匹配。

4. 发明申请

WO2010053215A1 PHASE ERROR CORRECTION IN ROTARY TRAVELING WAVE OSCILLATORS 审中-公开
标题翻译：旋转行波振荡器中的相位误差校正
公开(公告)号：WO2010053215A1
公开(公告)日：2010-05-14
申请号：PCT/JP2009/069417
申请日：2009-11-10
申请人： PANASONIC CORPORATION , TAKINAMI, Koji , WALSWORTH, Richard
发明人： TAKINAMI, Koji , WALSWORTH, Richard
IPC分类号： H03K3/03 , H03K3/86
CPC分类号： H03K3/0315 , H03K3/86
摘要： An RTWO apparatus includes an N-phase RTWO (N is an integer greater than or equal to two) and a phase correction circuit. The N-phase RTWO includes a closed-loop transmission line formed as a Moebius strip. The closed-loop transmission line includes N transmission line segments, to which N voltage controlled capacitors are coupled. The N transmission line segments provide N output phases. The phase correction circuit operates to detect phase errors between output phases, and, depending on the detected phase errors, generates N control voltages for controlling the capacitances of the N voltage controlled capacitors. Controlling the capacitances of the N voltage controlled capacitors in this coordinated manner reduces the phase errors among the N output phases, thereby providing a phase accurate multi-phase RTWO output.
摘要翻译： RTWO装置包括N相RTWO（N是大于或等于2的整数）和相位校正电路。 N相RTWO包括形成为Moebius带的闭环传输线。闭环传输线包括N个传输线段，N个压控电容器耦合到该传输线段。 N个传输线段提供N个输出相位。相位校正电路用于检测输出相位之间的相位误差，并且根据检测到的相位误差产生用于控制N个压控电容器的电容的N个控制电压。以这种协调的方式控制N个压控电容器的电容减少了N个输出相之间的相位误差，从而提供了相位精确的多相RTWO输出。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式