专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2005094427A2 CROSSTALK EQUALIZER 审中-公开
标题翻译： CROSSTALK均衡器
公开(公告)号：WO2005094427A2
公开(公告)日：2005-10-13
申请号：PCT/US2005/006953
申请日：2005-03-02
申请人： CALIFORNIA INSTITUTE OF TECHNOLOGY , BUCKWALTER, James , HAJIMIRI, Seyed, Ali
发明人： BUCKWALTER, James , HAJIMIRI, Seyed, Ali
IPC分类号： H04B3/32 , H04B3/46 , H04L25/03 , H04L25/493
CPC分类号： H04L25/493 , H04B3/32 , H04B3/462 , H04L25/03885
摘要： Apparatus and methods for equalizing the jitter on a communication line attributable to uncorrelated data coupled from one or more data lines in close proximity to the communication line. The crosstalk jitter induced by adjacent data lines can be equalized by detecting one or more data or state transitions in the adjacent data lines and comparing the timing of the one or more data or state transitions to the timing of one or more data or state transitions on the communication line. The state transitions can be compared to determine a mode and corresponding level of coupling. A time delay contributed by a variable time delay positioned in series with the communication line can be varied based in part on the level of coupling.
摘要翻译：用于均衡通信线路上的抖动的装置和方法，其归因于从紧邻通信线路的一个或多个数据线耦合的不相关数据。通过检测相邻数据线中的一个或多个数据或状态转换并将一个或多个数据或状态转换的定时与一个或多个数据或状态转换的定时进行比较，相邻数据线引起的串扰抖动可以相等化通信线路。可以比较状态转换以确定模式和相应的耦合水平。部分基于耦合水平可以改变与通信线路串联定位的可变时间延迟所引起的时间延迟。

2. 发明申请

WO2005060655A2 DETERMINISTIC JITTER EQUALIZER 审中-公开
标题翻译：决定性智力平衡机
公开(公告)号：WO2005060655A2
公开(公告)日：2005-07-07
申请号：PCT/US2004/042174
申请日：2004-12-14
申请人： CALIFORNIA INSTITUTE OF TECHNOLOGY , BUCKWALTER, James , HAJIMIRI, Seyed, Ali , ANALUI, Behnam
发明人： BUCKWALTER, James , HAJIMIRI, Seyed, Ali , ANALUI, Behnam
IPC分类号： H03H11/26 , H04B1/10 , H04L1/20 , H04L7/033
CPC分类号： H03H11/265 , H04L1/205 , H04L7/0337
摘要： An equalizer for serial data communications can be configured to compensate for the effects of deterministic jitter. The equalizer can be configured to compensate a received serial data stream for the effects of data-dependent jitter as well as duty cycle distortion jitter. The equalizer can be configured to determine the value of one or more previously received symbols and compare them to a recovered symbol. The equalizer can adjust a variable delay positioned in the serial data path to introduce a delay into the data path that is based in part on the received data stream. The equalizer can be configured to vary the delay when any of the one or more previously received symbols is different from the recovered symbol, and can be configured to maintain a constant delay if the one or more previously received symbols is the same as the recovered symbol.
摘要翻译：串行数据通信的均衡器可以配置为补偿确定性抖动的影响。均衡器可以配置为补偿接收的串行数据流，以获得与数据相关的抖动以及占空比失真抖动的影响。均衡器可以被配置为确定一个或多个先前接收的符号的值，并将其与恢复的符号进行比较。均衡器可以调整位于串行数据路径中的可变延迟，以将延迟引入到部分基于所接收的数据流的数据路径中。均衡器可以被配置为当一个或多个先前接收到的符号中的任一个与恢复的符号不同时，改变延迟，并且如果一个或多个先前接收到的符号与恢复的符号相同，则可以配置为保持恒定的延迟。

3. 发明申请

WO2010059290A3 CONSTRUCTIVE FEEDBACK TRAVELING WAVE DEVICE AND METHOD 审中-公开
公开(公告)号：WO2010059290A3
公开(公告)日：2010-05-27
申请号：PCT/US2009/058172
申请日：2009-09-24
申请人： THE REGENTS OF THE UNIVERSITY OF CALIFORNIA , BUCKWALTER, James
发明人： BUCKWALTER, James
IPC分类号： H03F3/58 , H03F1/22 , H03F3/60
摘要： An apparatus and method include a transmission line carrying a propagating signal between an inlet port and an outlet port. The propagating signal can include a forward traveling wave and optionally a backward traveling wave. A feedback stage samples a the propagating signal at the outlet port, generates a feedback signal the includes a time translation and a gain translation in the feedback energy, and routes the feedback signal to the inlet port such that the gain translation constructively interferes with the forward traveling wave and thereby increases the amplitude of the forward traveling wave.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式