会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明申请
    • CODE DESIGN AND IMPLEMENTATION IMPROVEMENTS FOR LOW DENSITY PARITY CHECK CODES FOR MULTIPLE-INPUT MULTIPLE-OUTPUT CHANNELS
    • 用于多输入多输出通道的低密度奇偶校验码的代码设计和实现改进
    • WO2006020460A3
    • 2006-05-18
    • PCT/US2005027447
    • 2005-08-03
    • DIRECTV GROUP INCEROZ MUSTAFALEE LIN-NANSUN FENG-WEN
    • EROZ MUSTAFALEE LIN-NANSUN FENG-WEN
    • H03M13/00
    • H03M13/1165H03M13/1137H03M13/1185H03M13/15H03M13/152H03M13/255H03M13/2906H03M13/6561H04B7/0413H04L1/0048H04L1/005H04L1/0057H04L1/0625H04L1/0643
    • Methods and systems for designing LDPC codes (102) are disclosed. A method in accordance with the present invention comprises configuring a plurality of parallel accumulation engines (500), a number of the plurality of parallel accumulation engines (500) equal to M, accumulating a first information bit at a first set of specific parity bit addresses (502) using the plurality of parallel accumulation engines (500), increasing a parity bit address (504) for each member of the first set of specific parity bit addresses by a pre-determined offset for each new information bit, accumulating subsequent information bits at parity bit addresses that are offset from the specific parity bit addresses by a pre-determined offset until an M+1 information bit is reached (506), accumulating the next M information bits at a second set of specific parity bit addresses using the plurality of parallel accumulation engines (508), increasing a parity bit address for each member of the second set of specific parity bit addresses by the pre-determined offset for each new information bit (510); and repeating accumulating and increasing the addresses until the information bits are exhausted (512).
    • 公开了用于设计LDPC码(102)的方法和系统。 根据本发明的方法包括配置多个并行累积引擎(500),多个并行累积引擎(500)的数量等于M,在第一组特定奇偶校验位地址处累积第一信息位 (502),使用所述多个并行累积引擎(500),增加所述第一组特定奇偶校验位地址的每个成员的奇偶校验位地址(504),以为每个新的信息比特设置预定的偏移量,累积随后的信息比特 在与特定奇偶校验位地址偏移一直到达到M + 1信息位(506)的预定偏移的奇偶校验位地址(506)处,使用多个奇偶校验位地址将第二组特定奇偶校验位地址累积下一个M个信息位 并行累积引擎(508),增加第二组特定奇偶校验位地址的每个成员的奇偶校验位地址, 形成位(510); 并重复累积和增加地址直到信息位耗尽(512)。