专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2009123828A2 COMPACT CIRCUIT-SIMULATION OUTPUT 审中-公开
标题翻译：紧凑型电路仿真输出
公开(公告)号：WO2009123828A2
公开(公告)日：2009-10-08
申请号：PCT/US2009/036495
申请日：2009-03-09
申请人： SYNOPSYS, INC. , RABINOVITCH, Alexander , SHROFF, Manish
发明人： RABINOVITCH, Alexander , SHROFF, Manish
IPC分类号： G06F17/50
CPC分类号： G06F17/5009
摘要： Embodiments of a computer system for simulating a circuit are described. During a first mode of the simulation, the computer system stores primary signals and circuit relationships between primary signals and secondary signals associated with a portion of the circuit in a file, where the primary signals are independent of gate outputs in the portion of the circuit, and the secondary signals are driven by gates in the portion of the circuit. Moreover, during a second mode of the simulation, the computer system stores dynamic changes in additional relationships between signals to the file, where the signals can include primary signals, secondary signals, or both.
摘要翻译：描述用于模拟电路的计算机系统的实施例。在模拟的第一模式期间，计算机系统存储主信号和与文件中的电路的一部分相关联的次信号之间的主信号和电路关系，其中主信号独立于电路部分中的栅极输出，并且次级信号由电路部分中的栅极驱动。此外，在模拟的第二模式期间，计算机系统存储对文件的信号之间的附加关系的动态变化，其中信号可以包括主信号，次信号或二者。

2. 发明申请

WO2009123828A3 COMPACT CIRCUIT-SIMULATION OUTPUT 审中-公开
标题翻译：紧凑的电路 - 模拟输出
公开(公告)号：WO2009123828A3
公开(公告)日：2009-11-26
申请号：PCT/US2009036495
申请日：2009-03-09
申请人： SYNOPSYS INC , RABINOVITCH ALEXANDER , SHROFF MANISH
发明人： RABINOVITCH ALEXANDER , SHROFF MANISH
IPC分类号： G06F17/50
CPC分类号： G06F17/5009
摘要： Embodiments of a computer system for simulating a circuit are described. During a first mode of the simulation, the computer system stores primary signals and circuit relationships between primary signals and secondary signals associated with a portion of the circuit in a file, where the primary signals are independent of gate outputs in the portion of the circuit, and the secondary signals are driven by gates in the portion of the circuit. Moreover, during a second mode of the simulation, the computer system stores dynamic changes in additional relationships between signals to the file, where the signals can include primary signals, secondary signals, or both.
摘要翻译：描述用于模拟电路的计算机系统的实施例。在模拟的第一模式期间，计算机系统存储与文件中的电路的一部分相关联的主信号和次级信号之间的主信号和电路关系，其中主信号独立于电路的该部分中的栅极输出，并且次级信号由电路部分中的门驱动。此外，在模拟的第二模式期间，计算机系统在信号到文件的附加关系中存储动态变化，其中信号可以包括主信号，次信号或两者。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式