会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • CAPACITOR CHARGING METHODS AND APPARATUS
    • 电容充电方法和装置
    • WO2008088413B1
    • 2008-11-20
    • PCT/US2007021932
    • 2007-10-15
    • ALLEGRO MICROSYSTEMS INCMANGTANI VIJAYLEE NAI-CHITSAI TSENG-NANHUMENICK JOHN
    • MANGTANI VIJAYLEE NAI-CHITSAI TSENG-NANHUMENICK JOHN
    • H02M3/335
    • H02M3/33507
    • A capacitor charging circuit is provided with a primary side output voltage sensing circuit including an RC network having an RC time constant with a predetermined relationship to the RC time constant of the output capacitor. Once the capacitor voltage reaches a fully charged level, the charging mode is terminated. The output voltage is continuously detected by measuring the voltage across the primary side RC network that decays at a predetermined rate with respect to the output capacitor and the charging mode is commenced once the RC voltage falls to a predetermined level. According to a further aspect of the invention, a switch control circuit in a flyback converter controls the switch off time in response to detection of a change in the slope polarity of the voltage at a terminal of the switch.
    • 电容器充电电路设置有初级侧输出电压检测电路,其包括具有与输出电容器的RC时间常数预定关系的RC时间常数的RC网络。 一旦电容器电压达到完全充电电平,充电模式就会终止。 通过测量相对于输出电容器以预定速率衰减的初级侧RC网络的电压来连续检测输出电压,一旦RC电压下降到预定电平,充电模式开始。 根据本发明的另一方面,回扫转换器中的开关控制电路响应于检测到开关端子处的电压的斜率极性的变化而控制断开时间。
    • 2. 发明申请
    • CAPACITOR CHARGING METHODS AND APPARATUS
    • 电容器充电方法和设备
    • WO2008088413A2
    • 2008-07-24
    • PCT/US2007021932
    • 2007-10-15
    • ALLEGRO MICROSYSTEMS INCMANGTANI VIJAYLEE NAI-CHITSAI TSENG-NANHUMENICK JOHN
    • MANGTANI VIJAYLEE NAI-CHITSAI TSENG-NANHUMENICK JOHN
    • H02M3/335
    • H02M3/33507
    • A capacitor charging circuit is provided with a primary side output voltage sensing circuit including an RC network having an RC time constant with a predetermined relationship to the RC time constant of the output capacitor. Once the capacitor voltage reaches a fully charged level, the charging mode is terminated. The output voltage is continuously detected by measuring the voltage across the primary side RC network that decays at a predetermined rate with respect to the output capacitor and the charging mode is commenced once the RC voltage falls to a predetermined level. According to a further aspect of the invention, a switch control circuit in a flyback converter controls the switch off time in response to detection of a change in the slope polarity of the voltage at a terminal of the switch.
    • 电容器充电电路设置有初级侧输出电压感测电路,该初级侧输出电压感测电路包括具有与输出电容器的RC时间常数具有预定关系的RC时间常数的RC网络。 一旦电容器电压达到完全充电电平,充电模式终止。 通过测量相对于输出电容器以预定速率衰减的初级侧RC网络上的电压来连续检测输出电压,并且一旦RC电压下降到预定电平就开始充电模式。 根据本发明的另一方面,反激式转换器中的开关控制电路响应于检测到开关端子处的电压的斜率极性的变化而控制开关关断时间。
    • 3. 发明申请
    • CIRCUITRY TO DRIVE PARALLEL LOADS SEQUENTIALLY
    • 电路按顺序驱动并联负载
    • WO2013095769A1
    • 2013-06-27
    • PCT/US2012/061779
    • 2012-10-25
    • ALLEGRO MICROSYSTEMS, LLCLEE, Nai-ChiSZCZESZYNSKI, GregoryMANGTANI, Vijay
    • LEE, Nai-ChiSZCZESZYNSKI, GregoryMANGTANI, Vijay
    • H02M3/335H05B33/08
    • H05B33/0851H02M3/158H02M2001/0009H05B33/0818H05B33/0827Y02B20/346Y10T307/25
    • In one aspect, a circuit includes a plurality of comparators (50a, 50b, 50c). Each comparator is configured to receive a first input from a corresponding load of a plurality of loads (52a, 52b, 52c) and to receive a second input as a regulation voltage (Vreg). The circuit also Includes an amplifier (56) configured to receive signals provided by the plurality of comparators, a pulse-width modulation (PWM) circuit configured to receive a control signal from the amplifier and to provide a signal to a primary switch (42) to control voltage provided to the loads and an output switch sequencer (62) coupled to each of the comparators and configured to provide control signals (S1, S2, S3) to control switches (30a, 30b, 30c) coupled to the primary switch (42) enabling one control switch to be active at a time. Each control switch provides a voltage increase to a respective load of the plurality of loads if enabled.
    • 一方面,电路包括多个比较器(50a,50b,50c)。 每个比较器被配置为从多个负载(52a,52b,52c)的对应负载接收第一输入,并且接收作为调节电压(Vreg)的第二输入。 电路还包括被配置为接收由多个比较器提供的信号的放大器(56),配置成从放大器接收控制信号并向初级开关(42)提供信号的脉冲宽度调制(PWM)电路, 以控制提供给负载的电压以及耦合到每个比较器的输出开关定序器(62),并且被配置为提供控制信号(S1,S2,S3)以控制耦合到主开关的开关(30a,30b,30c) 42)一个控制开关一次有效。 如果启用,每个控制开关为多个负载的相应负载提供电压增加。