专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2007037930A3 PERFORMING AN N-BIT WRITE ACCESS TO AN MxN-BIT-ONLY PERIPHERAL 审中-公开
标题翻译：执行N位写入访问仅MxN位的外设
公开(公告)号：WO2007037930A3
公开(公告)日：2007-10-04
申请号：PCT/US2006034775
申请日：2006-09-06
申请人： FREESCALE SEMICONDUCTOR INC , COFFEE CLARENCE K , HARTUNG EYTAN
发明人： COFFEE CLARENCE K , HARTUNG EYTAN
IPC分类号： G06F13/36
CPC分类号： G06F13/4018
摘要： A system-on-chip (100) includes a 16-bit DSP (102), a 16-bit data bus (202) coupled to the DSP, at least one 32-bit-only peripheral (110), a 32-bit data bus (212) coupled to the peripheral, and a bridge (108), including a write merge system (200), coupled between the 16-bit and 32-bit buses. A method of the write merge system includes pre-storing addresses of peripherals in a memory map structure (220 and 221), receiving 16-bit data and a write transaction from the DSP for modifying sixteen bits of a 32-bit data location of the peripheral; reading 32-bit contents of the data location of the peripheral; multiplexing the received 16-bit data with the read 32-bit contents; and writing a new 32-bit word, including the modified sixteen bits and an unmodified sixteen bits, to the data location of the peripheral, without any intervention from the DSP subsequent to receiving the write transaction.
摘要翻译：片上系统（100）包括16位DSP（102），耦合到DSP的16位数据总线（202），至少一个32位专用外设（110），32位耦合到外围设备的数据总线（212），以及耦合在16位和32位总线之间的包括写合并系统（200）的桥（108）。写入合并系统的方法包括预先存储存储器映射结构（220和221）中的外围设备的地址，接收来自DSP的16位数据和写入事务，用于修改数据的32位数据位置的16位周; 读取外设的数据位置的32位内容; 将接收到的16位数据与读取的32位内容复用; 并且在接收到写入事务之后没有任何来自DSP的干预的情况下，将新的32位字（包括修改的16位和未修改的16位）写入外围设备的数据位置。

2. 发明申请

WO2006073623A3 POWER MANAGEMENT OF A TRANSMITTER AND SUPPORTING METHODS AND APPARATUS 审中-公开
标题翻译：发射机的电源管理和支持方法和设备
公开(公告)号：WO2006073623A3
公开(公告)日：2007-02-01
申请号：PCT/US2005043169
申请日：2005-11-30
申请人： MOTOROLA INC , LEIZEROVICH GUSTAVO D , BOZEKI JOHN J , COFFEE CLARENCE K , DOREVITCH JOSH E , GAILUS PAUL H , KIRSCHENMANN MARK A
发明人： LEIZEROVICH GUSTAVO D , BOZEKI JOHN J , COFFEE CLARENCE K , DOREVITCH JOSH E , GAILUS PAUL H , KIRSCHENMANN MARK A
IPC分类号： H01Q11/12 , H04B1/04
CPC分类号： H04B1/0475 , H03F1/02 , H03F3/24 , H04B2001/045
摘要： In the present technique for managing power of a transmitter on a mobile station, the transmitter power is checked (124) against a training current threshold that can result in the termination of a training ramp during level training mode of the mobile station. Another transmission current threshold is used for comparison (134) with the transmitter current that effectually reduces the power of the transmitter as needed.
摘要翻译：在用于管理移动站上的发射机的功率的当前技术中，针对可以导致移动站的级别训练模式期间训练斜坡终止的训练电流阈值检查发射机功率（124）。另一个传输电流阈值用于与发射机电流进行比较（134），根据需要有效地降低发射机的功率。

3. 发明申请

WO2007037930A2 PERFORMING AN N-BIT WRITE ACCESS TO AN MxN-BIT-ONLY PERIPHERAL 审中-公开
标题翻译：执行N位写入到MxN-BIT只有外设
公开(公告)号：WO2007037930A2
公开(公告)日：2007-04-05
申请号：PCT/US2006/034775
申请日：2006-09-06
申请人： FREESCALE SEMICONDUCTOR INC. , COFFEE, Clarence K. , HARTUNG, Eytan
发明人： COFFEE, Clarence K. , HARTUNG, Eytan
IPC分类号： G06F13/36
CPC分类号： G06F13/4018
摘要： A system-on-chip (100) includes a 16-bit DSP (102), a 16-bit data bus (202) coupled to the DSP, at least one 32-bit-only peripheral (110), a 32-bit data bus (212) coupled to the peripheral, and a bridge (108), including a write merge system (200), coupled between the 16-bit and 32-bit buses. A method of the write merge system includes pre-storing addresses of peripherals in a memory map structure (220 and 221), receiving 16-bit data and a write transaction from the DSP for modifying sixteen bits of a 32-bit data location of the peripheral; reading 32-bit contents of the data location of the peripheral; multiplexing the received 16-bit data with the read 32-bit contents; and writing a new 32-bit word, including the modified sixteen bits and an unmodified sixteen bits, to the data location of the peripheral, without any intervention from the DSP subsequent to receiving the write transaction.
摘要翻译：片上系统（100）包括16位DSP（102），耦合到DSP的16位数据总线（202），至少一个32位专用外设（110），32位耦合到所述外围设备的数据总线（212）以及耦合在所述16位和32位总线之间的包括写入合并系统（200）的桥接器（108）。一种写合并系统的方法，包括将存储器地址的地址存储在存储器映射结构（220和221）中，从DSP接收16位数据和写事务，用于修改32位数据位的16位周; 读取外设数据位的32位内容; 所接收的16位数据与读取的32位内容复用; 并将新的32位字，包括经修改的十六位和未修改的十六位，写入外设的数据位置，而无需在接收到写事务之后由DSP进行干预。

4. 发明申请

WO2006073623A2 POWER MANAGEMENT OF A TRANSMITTER AND SUPPORTING METHODS AND APPARATUS 审中-公开
标题翻译：发射机的电源管理和支持方法和设备
公开(公告)号：WO2006073623A2
公开(公告)日：2006-07-13
申请号：PCT/US2005/043169
申请日：2005-11-30
申请人： MOTOROLA, INC. , LEIZEROVICH, Gustavo, D. , BOZEKI, John, J. , COFFEE, Clarence, K. , DOREVITCH, Josh, E. , GAILUS, Paul, H. , KIRSCHENMANN, Mark, A.
发明人： LEIZEROVICH, Gustavo, D. , BOZEKI, John, J. , COFFEE, Clarence, K. , DOREVITCH, Josh, E. , GAILUS, Paul, H. , KIRSCHENMANN, Mark, A.
IPC分类号： H04B1/04 , H04B7/00
CPC分类号： H04B1/0475 , H03F1/02 , H03F3/24 , H04B2001/045
摘要： In the present technique for managing power of a transmitter on a mobile station, the transmitter power is checked (124) against a training current threshold that can result in the termination of a training ramp during level training mode of the mobile station. Another transmission current threshold is used for comparison (134) with the transmitter current that effectually reduces the power of the transmitter as needed.
摘要翻译：在用于管理移动站上的发射机的功率的当前技术中，针对可以导致移动站的级别训练模式期间训练斜坡终止的训练电流阈值检查发射机功率（124）。另一个传输电流阈值用于与发射机电流进行比较（134），根据需要有效地降低发射机的功率。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式