专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

US20240223507A1 METHOD AND APPARATUS FOR UPDATING PACKET PROCESSING RULE AT HIGH SPEED IN SDN NETWORK ENVIRONMENT 审中-公开
公开(公告)号：US20240223507A1
公开(公告)日：2024-07-04
申请号：US18397337
申请日：2023-12-27
申请人： Samsung Electronics Co., Ltd.
发明人： Yoonseon HAN , Dongmyung KIM , Sunghwan KIM , Younggyoun MOON
IPC分类号： H04L47/62 , H04L47/32
CPC分类号： H04L47/6205 , H04L47/32
摘要： The disclosure relates to a 5G or 6G communication system for supporting a higher data transmission rate. A method performed by a first network entity in a wireless communication system is provided. The method includes receiving, from a second network entity, a first message including information on at least one of a type, a size, or an identifier of an action buffer, which is for creating of the action buffer, receiving, from the second network entity, a second message including the identifier for adding of at least one action to multiple memories assigned to the action buffer created based on the first message, and performing an arbitrary action for an input packet based on an address of memory in which the arbitrary action among the at least one action is stored.

2. 发明授权

US11882053B2 Communication system, communication method, and computer program product 有权
公开(公告)号：US11882053B2
公开(公告)日：2024-01-23
申请号：US17184346
申请日：2021-02-24
申请人： KABUSHIKI KAISHA TOSHIBA
发明人： Yasin Oge , Takahiro Yamaura , Yuta Kobayashi , Masashi Ito
IPC分类号： H04L47/62 , G06F11/00 , H04L41/0659 , H04L69/40
CPC分类号： H04L47/6205 , G06F11/004 , H04L41/0661 , H04L69/40 , G06F2201/86
摘要： A communication system according an embodiment includes one or more hardware processors. The one or more hardware processors calculate indicators used to detect presence of abnormality caused by a situation in which a size of a message is larger than a maximum allowable size of a queue, the indicators being calculated based on gate control information including a plurality of entries each of which indicates gate states corresponding to a plurality of queues.

3. 发明申请

US20180063014A1 APPARATUS AND METHOD FOR REORDERING DATA RADIO BEARER PACKETS 审中-公开
公开(公告)号：US20180063014A1
公开(公告)日：2018-03-01
申请号：US15588397
申请日：2017-05-05
申请人： QUALCOMM Incorporated
发明人： Yu-Ting Yu , Gavin Bernard Horn , Shailesh Maheshwari
IPC分类号： H04L12/863 , H04W28/02
CPC分类号： H04L47/624 , H04L47/34 , H04L47/6205 , H04L69/22 , H04W28/02 , H04W28/0252
摘要： Aspects of the present disclosure provide various apparatuses and methods of reordering DRB flow packets using an in-band solution to reduce delay due to data packet buffering in head-of-line blocking scenarios across multiple DRB flows. When a packet of a flow is lost or not received, other flows carried in the same DRB can forward later received packets without waiting for the missing packet to be retransmitted and received.

4. 发明申请

US20160380901A1 METHODS AND APPARATUS FOR PREVENTING HEAD OF LINE BLOCKING FOR RTP OVER TCP 审中-公开
标题翻译：防止TCP over TCP的线路阻塞的方法和装置
公开(公告)号：US20160380901A1
公开(公告)日：2016-12-29
申请号：US15262850
申请日：2016-09-12
申请人： Sonus Networks, Inc.
发明人： Tolga Asveren
IPC分类号： H04L12/801 , H04L12/863
CPC分类号： H04L47/34 , H04L47/193 , H04L47/22 , H04L47/6205
摘要： Methods and apparatus for processing and using TCP packets to communicate RTP packets are described. Head of line blocking is avoided by operating a TCP packet processing module to output RTP packet data to an application irrespective of whether or not a preceding TCP packet was received. Since output of packet data to an application using RTP packets is not delayed when there is a missing TCP packet, head of line blocking is avoided. RTP packet data is subjected to pattern matching in order to identify and process RTP packets in the case where RTP header information such as packet length information is missing due to the failure to receive a TCP packet. The methods are particularly well suited for the communication of audio and/or video by devices operating behind firewalls which block UDP or other types of packets other than TCP packets.
摘要翻译：描述了处理和使用TCP分组来传送RTP分组的方法和装置。通过操作TCP分组处理模块来将RTP分组数据输出到应用来避免线路阻塞的头部，而不管先前的TCP分组是否被接收。由于当存在丢失的TCP分组时，使用RTP分组的分组数据的输出不被延迟，所以避免了线路阻塞。在RTP报头信息如分组长度信息由于不能接收TCP分组而丢失的情况下，RTP分组数据经受模式匹配以便识别和处理RTP分组。这些方法特别适用于在阻塞UDP或除TCP数据包之外的其他类型的数据包的防火墙之后运行的设备进行音频和/或视频的通信。

5. 发明申请

US20160337257A1 HEAD-OF-LINE BLOCKING (HOLB) MITIGATION IN COMMUNICATION DEVICES 审中-公开
标题翻译：通信设备中的线路阻塞（HOLB）减速
公开(公告)号：US20160337257A1
公开(公告)日：2016-11-17
申请号：US14713028
申请日：2015-05-15
申请人： QUALCOMM Incorporated
发明人： Shaul Yohai Yifrach , Amit Gil
IPC分类号： H04L12/863
CPC分类号： H04L47/6205 , H04L47/623 , H04L49/3027
摘要： Aspects disclosed in the detailed description include head-of-line blocking (HOLB) mitigation in communication devices. Output queues employed by a communication device for transmitting data are susceptible to HOLB. In this regard, in one aspect, a queue monitoring logic is configured to detect HOLB by measuring and comparing a depth(s) of an output queue(s) against a queue-overflow threshold. If the depth(s) of the output queue(s) exceeds the queue-overflow threshold, a queue weight(s) of a corresponding input queue(s) is decreased to reduce data flow into the output queue(s), thus mitigating the HOLB in the output queue(s). In another aspect, the queue monitoring logic is configured to detect queue depletion by comparing the depth(s) of the output queue(s) against a queue-depletion threshold. By mitigating the HOLB and the data starvation in the output queue(s), it is possible to optimize the output queue(s) to achieve higher throughput and data integrity with lower power consumption.
摘要翻译：在详细描述中公开的方面包括通信设备中的行前阻止（HOLB）抑制。用于传输数据的通信设备使用的输出队列易受HOLB的影响。在这方面，在一方面，队列监视逻辑被配置为通过测量和比较输出队列的深度与队列溢出阈值来检测HOLB。如果输出队列的深度超过队列溢出阈值，则减少对应输入队列的队列权重以减少进入输出队列的数据流，从而减轻输出队列中的HOLB。在另一方面，队列监视逻辑被配置为通过将输出队列的深度与队列耗尽阈值进行比较来检测队列耗尽。通过减轻输出队列中的HOLB和数据不足，可以优化输出队列，以便以更低的功耗实现更高的吞吐量和数据完整性。

6. 发明申请

US20160173395A1 TIMING TRANSPORT METHOD IN A COMMUNICATION NETWORK 审中-公开
标题翻译：通信网络中的时序传输方法
公开(公告)号：US20160173395A1
公开(公告)日：2016-06-16
申请号：US14965324
申请日：2015-12-10
申请人： NET INSIGHT INTELLECTUAL PROPERTY AB
发明人： Magnus DANIELSSON
IPC分类号： H04L12/841 , H04L12/875 , H04L12/863
CPC分类号： H04L47/28 , H04L45/40 , H04L47/2416 , H04L47/2433 , H04L47/245 , H04L47/56 , H04L47/6205 , H04L47/6215 , H04L49/251
摘要： There is provided a method in a packet based network system for node-to-node transmission of data packets comprising timing packets and non-timing packets, which is directed to a mechanism for providing a delay variation compensation in a timing system or timing sensitive signal transport in a packet based network without participating in the timing signaling of the timing packets or timing sensitive packets themselves. The method comprises associating the data packets with different levels of transmission priority Pr, Pl, assigning highest (or highest available) transmission priority Pr to the timing packets, separately queuing the timing packets in different buffers 401, 402, and providing first opportunity transmission of the timing packets regardless of transmission priority level of non-timing packets waiting to be transmitted. The advantage of the method is that timing-sensitive traffic thereby experiences reduced buffer delay variations.
摘要翻译：提供了一种基于分组的网络系统中的方法，用于节点到节点传输包括定时分组和非定时分组的数据分组，其涉及用于在定时系统或时序敏感信号中提供延迟变化补偿的机制在基于分组的网络中传输，而不参与定时分组或定时敏感分组本身的定时信令。该方法包括将数据分组与不同级别的传输优先级Pr，P1相关联，向定时分组分配最高（或最高可用）传输优先级Pr，将不同缓冲器401,402中的定时分组排队，并提供第一机会传输定时分组，而不考虑等待发送的非定时分组的传输优先级。该方法的优点在于时序敏感的流量因此经历减少的缓冲器延迟变化。

7. 发明申请

US20160156566A1 VIRTUAL PORT MAPPINGS FOR NON-BLOCKING BEHAVIOR AMONG PHYSICAL PORTS 有权
公开(公告)号：US20160156566A1
公开(公告)日：2016-06-02
申请号：US15014276
申请日：2016-02-03
申请人： Oracle International Corporation
发明人： Arvind Srinivasan , Bjorn Dag Johnsen
IPC分类号： H04L12/863 , H04L12/851 , H04L12/28 , H04L12/935
CPC分类号： H04L47/6205 , G06F13/4022 , H04L12/28 , H04L45/74 , H04L47/24 , H04L49/3045
摘要： The disclosed embodiments provide a system that operates a switch fabric. During operation, the system creates a set of virtual links for a first set of physical ports in the switch fabric. Next, the system uses a set of virtual port numbers to create a set of mappings between the set of virtual links and a second set of physical ports in the switch fabric, wherein the second set of physical ports is connected to the first set of physical ports using a single physical link. The system then uses the mappings to provide non-blocking behavior in traffic from the first set of physical ports to the second set of physical ports.

8. 发明申请

US20160139880A1 Bypass FIFO for Multiple Virtual Channels 有权
标题翻译：用于多个虚拟通道的旁路FIFO
公开(公告)号：US20160139880A1
公开(公告)日：2016-05-19
申请号：US14541917
申请日：2014-11-14
申请人： Cavium, Inc.
发明人： Steven C. Barner
IPC分类号： G06F5/06 , G06F13/42 , G06F5/08 , G06F13/40
CPC分类号： G06F13/4282 , G06F5/06 , G06F5/065 , G06F5/085 , G06F13/4022 , G06F2205/065 , H04L47/50 , H04L47/6205 , H04L47/621 , H04L49/90 , H04L2012/5681
摘要： A group of low-level FIFOs may be logically bound together to form a super-FIFO. The super-FIFO may treat each low-level FIFO as a storage location. The super-FIFO may enable a push to (or a pop from) every low-level FIFO, simultaneously. The super-FIFO may enable a virtual channel (VC) to use the super-FIFO, bypassing a VC FIFO for the VC, removing several cycles of latency otherwise needed for enqueuing and dequeuing messages in the VC FIFO. In addition, the super-FIFO may enable bypassing of an arbiter, further reducing latency by avoiding a penalty of the arbiter.
摘要翻译：一组低级FIFO可以逻辑地结合在一起以形成超级FIFO。超级FIFO可以将每个低级FIFO视为存储位置。超级FIFO可以同时实现每个低级FIFO的推送（或弹出）。超级FIFO可以使虚拟通道（VC）能够使用超级FIFO，绕过VC的VC FIFO，消除为了在VC FIFO中排队和排队消息而需要的几个等待时间。另外，超级FIFO可以允许绕过仲裁器，通过避免仲裁器的惩罚来进一步减少等待时间。

9. 发明授权

US09306865B2 Virtual port mappings for non-blocking behavior among physical ports 有权
公开(公告)号：US09306865B2
公开(公告)日：2016-04-05
申请号：US14206962
申请日：2014-03-12
申请人： Oracle International Corporation
发明人： Arvind Srinivasan , Bjorn Dag Johnsen
IPC分类号： H04L5/12 , H04L12/863 , H04L12/851 , H04L12/935 , H04L12/741 , G06F13/40
CPC分类号： H04L47/6205 , G06F13/4022 , H04L12/28 , H04L45/74 , H04L47/24 , H04L49/3045
摘要： The disclosed embodiments provide a system that operates a switch fabric. During operation, the system creates a set of virtual links for a first set of physical ports in the switch fabric. Next, the system uses a set of virtual port numbers to create a set of mappings between the set of virtual links and a second set of physical ports in the switch fabric, wherein the second set of physical ports is connected to the first set of physical ports using a single physical link. The system then uses the mappings to provide non-blocking behavior in traffic from the first set of physical ports to the second set of physical ports.

10. 发明授权

US08902899B2 Input buffered switching device including bypass logic 有权
标题翻译：输入缓冲开关器件包括旁路逻辑
公开(公告)号：US08902899B2
公开(公告)日：2014-12-02
申请号：US13762583
申请日：2013-02-08
申请人： International Business Machines Corporation
发明人： Nikolaos Chrysos , Anil Pothireddy , Brian T. Vanderpool
IPC分类号： H04L12/28 , H04L12/56 , G06F3/00 , G06F13/36 , H04L12/863
CPC分类号： H04L47/6205 , H04L49/90
摘要： A method includes receiving a first packet at an input of a switching device and determining whether to insert first data associated with the first packet into a normal buffer of the input. The determination of whether to insert first data associated with the first packet into the normal buffer includes determining whether the first output identifier matches a second output identifier corresponding to second data in the normal buffer that is associated with a second packet. The first data is inserted into the normal buffer when the first output identifier matches the second output identifier.
摘要翻译：一种方法包括在交换设备的输入处接收第一分组，并确定是否将与第一分组相关联的第一数据插入到输入的正常缓冲器中。确定是否将与第一分组相关联的第一数据插入正常缓冲器包括确定第一输出标识符是否与对应于与第二分组相关联的正常缓冲器中的第二数据相对应的第二输出标识符匹配。当第一个输出标识符与第二个输出标识符匹配时，第一个数据被插入正常缓冲区。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式