专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20210318855A1 Modular Uncertainty Random Value Generator and Method 有权
公开(公告)号：US20210318855A1
公开(公告)日：2021-10-14
申请号：US14932677
申请日：2015-11-04
申请人： CASSY HOLDINGS LLC
发明人： Patrick D. Ross
IPC分类号： G06F7/58
摘要： A system and method of generating a one-way function and thereby producing a random-value stream. Steps include: providing a plurality of memory cells addressed according to a domain value wherein any given domain value maps to all possible range values; generating a random domain value associated with one of the memory cells; reading a data value associated with the generated random domain value; generating dynamically enhanced data by providing an additional quantity of data; removing suspected non-random portions thereby creating source data; validating the source data according to a minimum randomness requirement, thereby creating a validated source data; and integrating the validated source data with the memory cell locations using a random edit process that is a masking, a displacement-in-time, a chaos engine, an XOR, an overwrite, an expand, a remove, a control plane, or an address plane module. The expand module inserts a noise chunk.

2. 发明授权

US11907684B2 High clock-efficiency random number generation system and method 有权
公开(公告)号：US11907684B2
公开(公告)日：2024-02-20
申请号：US17672656
申请日：2022-02-15
申请人： CASSY HOLDINGS LLC
发明人： Patrick D. Ross
IPC分类号： G06F7/58
CPC分类号： G06F7/584 , G06F2207/581
摘要： A system and method of generating a series of random number; from a source of random numbers in a computing system. Steps includes: loading a data loop (a looped array of stored values with an index) with random data from a source of random data; then repeating the following: reading a value from the data loop in relation to the index; operating on the multi-bit value thereby outputting a derived random number; and moving the index in relation to the looped array. The data loop may be a simple feedback loop which may be a shift register loaded by direct memory access (DMA). The operation may be performed by one or more arithmetic logic units (ALU) which may be fed by one or more data feeds and may perform XOR, Mask Generator, Data MUX, and/or MOD.

3. 发明申请

US20220405059A1 HIGH CLOCK-EFFICIENCY RANDOM NUMBER GENERATION SYSTEM AND METHOD 有权
公开(公告)号：US20220405059A1
公开(公告)日：2022-12-22
申请号：US17672656
申请日：2022-02-15
申请人： CASSY HOLDINGS LLC
发明人： Patrick D. Ross
IPC分类号： G06F7/58
摘要： A system and method of quickly and efficiently generating a series of random numbers from a source of random numbers in a computing system, Steps includes: loading a data loop (a looped array of stored values with an index) with random data from a source of random data; then repeating the following: reading a value from the data loop in relation to the index; operating on the multi-bit value thereby outputting a derived random number; and moving the index in relation to the looped array. The data loop may be a simple feedback loop which may be a shift register loaded by direct memory access (DMA). The operation may be performed by one or more arithmetic logic units (ALU) which may be fed by one or more data feeds and may perform XOR, Mask Generator, Data MUX, and/or MOD.

4. 发明授权

US09207911B2 Modular uncertainty random value generator and method 有权
标题翻译：模块化不确定性随机值发生器和方法
公开(公告)号：US09207911B2
公开(公告)日：2015-12-08
申请号：US12580965
申请日：2009-10-16
申请人： Patrick D. Ross
发明人： Patrick D. Ross
IPC分类号： G06F1/02 , G06F7/58
CPC分类号： G06F7/58 , G06F7/582 , G06F7/584 , G06F7/588
摘要： A system and method of generating a one-way function and thereby producing a random-value stream. Steps include: providing a plurality of memory cells addressed according to a domain value wherein any given domain value maps to all possible range values; generating a random domain value associated with one of the memory cells; reading a data value associated with the generated random domain value; generating dynamically enhanced data by providing an additional quantity of data; removing suspected non-random portions thereby creating source data; validating the source data according to a minimum randomness requirement, thereby creating a validated source data; and integrating the validated source data with the memory cell locations using a random edit process that is a masking, a displacement-in-time, a chaos engine, an XOR, an overwrite, an expand, a remove, a control plane, or an address plane module. The expand module inserts a noise chunk.
摘要翻译：一种生成单向函数从而产生随机值流的系统和方法。步骤包括：提供根据域值寻址的多个存储器单元，其中任何给定域值映射到所有可能的范围值; 产生与所述存储器单元之一相关联的随机域值; 读取与所生成的随机域值相关联的数据值; 通过提供额外的数据量来产生动态增强的数据; 清除可疑的非随机部分，从而创建源数据; 根据最小随机性要求验证源数据，从而创建验证的源数据; 并且使用作为掩蔽，时间位移，混沌引擎，异或，覆盖，扩展，移除，控制平面或者对象的随机编辑处理来将验证的源数据与存储器单元位置进行集成地址平面模块扩展模块插入噪声块。

5. 发明公开

US20230273772A1 HIGH CLOCK-EFFICIENCY RANDOM NUMBER GENERATION SYSTEM AND METHOD 审中-公开
公开(公告)号：US20230273772A1
公开(公告)日：2023-08-31
申请号：US18104438
申请日：2023-02-01
申请人： CASSY HOLDINGS LLC
发明人： Patrick D. Ross
IPC分类号： G06F7/58
CPC分类号： G06F7/582
摘要： A system and method of quickly and efficiently generating a series of random numbers from a source of random numbers in a computing system. Steps includes: loading a data loop (a looped array of stored values with an index) with random data from a source of random data; then repeating the following: reading a value from the data loop in relation to the index; operating on the multi-bit value thereby outputting a derived random number; and moving the index in relation to the looped array. The data loop may be a simple feedback loop which may be a shift register loaded by direct memory access (DMA), The operation may be performed by one or more arithmetic logic units (ALU) which may be fed by one or more data feeds and may perform XOR, Mask Generator, Data MUX, and/or MOD.

6. 发明授权

US09954677B2 System and method for inserting chunks of bits into a bit stream 有权
公开(公告)号：US09954677B2
公开(公告)日：2018-04-24
申请号：US15042440
申请日：2016-02-12
申请人： Patrick D. Ross
发明人： Patrick D. Ross
IPC分类号： G06F7/58 , H04L9/06 , H04L9/00
CPC分类号： H04L9/0668 , G06F7/58 , G06F7/582 , G06F7/588 , H04L9/001
摘要： A method of inserting chunks of bits into a target stream of bits within a computing system. The method includes the step of providing a target stream of bits. The method includes the step of providing a chunk stream of bits. The method includes the steps of chunking the chunk stream of bits into one or more chunks of bits; performing a random edit process on the target stream of bits by determining a random point within the target stream of bits and identifying random points within the target stream based on the mask stream until either the mask has no more insertion points or the target stream has no more bits.

7. 发明授权

US09292259B2 Uncertainty random value generator 有权
标题翻译：不确定性随机值发生器
公开(公告)号：US09292259B2
公开(公告)日：2016-03-22
申请号：US12533179
申请日：2009-07-31
申请人： Patrick D. Ross
发明人： Patrick D. Ross
IPC分类号： G06F7/58
CPC分类号： H04L9/0668 , G06F7/58 , G06F7/582 , G06F7/588 , H04L9/001
摘要： A system and method of generating a one-way function and thereby producing a random-value stream. Steps include: providing a plurality of memory cells addressed according to a domain value wherein any given domain value maps to all possible range values; generating a random domain value associated with one of the memory cells; reading a data value associated with the generated random domain value; generating dynamically enhanced data by providing an additional quantity of data; removing suspected non-random portions thereby creating source data; validating the source data according to a minimum randomness requirement, thereby creating a validated source data; and integrating the validated source data with the memory cell locations using a random edit process that is a masking, a displacement-in-time, a chaos engine, an XOR, an overwrite, an expand, a remove, a control plane, or an address plane module. The expand module inserts a noise chunk.
摘要翻译：一种生成单向函数从而产生随机值流的系统和方法。步骤包括：提供根据域值寻址的多个存储器单元，其中任何给定域值映射到所有可能的范围值; 产生与所述存储器单元之一相关联的随机域值; 读取与所生成的随机域值相关联的数据值; 通过提供额外数量的数据来产生动态增强的数据; 清除可疑的非随机部分，从而创建源数据; 根据最小随机性要求验证源数据，从而创建验证的源数据; 并且使用作为掩蔽，时间位移，混沌引擎，异或，覆盖，扩展，移除，控制平面或者对象的随机编辑处理来将验证的源数据与存储器单元位置进行集成地址平面模块扩展模块插入噪声块。

8. 发明授权

US09990180B2 Stochastic processing 有权
公开(公告)号：US09990180B2
公开(公告)日：2018-06-05
申请号：US15689281
申请日：2017-08-29
申请人： CASSY HOLDINGS LLC
发明人： Patrick D. Ross
IPC分类号： G06F7/58 , G06F21/00 , G06F21/62 , H04L9/06 , H04L9/16
CPC分类号： G06F7/58 , G06F7/588 , G06F21/00 , G06F21/62 , H04L9/0662 , H04L9/16 , H04L9/3236
摘要： A system, method, and device for stochastically processing data. There is an architect module operating on a processor configured to manage and control stochastic processing of data, a non-deterministic data pool module configured to provide a stream of non-deterministic values that are not derived from a function, a plurality of functionally equivalent data processing modules each configured to stochastically process data as called upon by the architect module, a data feed configured to feed a data set desired to be stochastically processed, and a structure memory module including a memory storage device and configured to provide sufficient information for the architect module to duplicate a predefined processing architecture and to record a utilized processing architecture.

9. 发明申请

US20180011692A1 STOCHASTIC PROCESSING 有权
公开(公告)号：US20180011692A1
公开(公告)日：2018-01-11
申请号：US15689281
申请日：2017-08-29
申请人： CASSY HOLDINGS LLC
发明人： Patrick D. Ross
IPC分类号： G06F7/58 , G06F21/62 , G06F21/00 , H04L9/16 , H04L9/06
CPC分类号： G06F7/58 , G06F7/588 , G06F21/00 , G06F21/62 , H04L9/0662 , H04L9/16 , H04L9/3236
摘要： A system, method, and device for stochastically processing data. There is an architect module operating on a processor configured to manage and control stochastic processing of data, a non-deterministic data pool module configured to provide a stream of non-deterministic values that are not derived from a function, a plurality of functionally equivalent data processing modules each configured to stochastically process data as called upon by the architect module, a data feed configured to feed a data set desired to be stochastically processed, and a structure memory module including a memory storage device and configured to provide sufficient information for the architect module to duplicate a predefined processing architecture and to record a utilized processing architecture.

10. 发明申请

US20170371623A1 STOCHASTIC PROCESSING 审中-公开
公开(公告)号：US20170371623A1
公开(公告)日：2017-12-28
申请号：US15676324
申请日：2017-08-14
申请人： CASSY HOLDINGS LLC
发明人： Patrick D. Ross
IPC分类号： G06F7/58 , G06F21/62 , G06F21/00 , H04L9/16 , H04L9/06
CPC分类号： G06F7/58 , G06F7/588 , G06F21/00 , G06F21/62 , H04L9/0662 , H04L9/16 , H04L9/3236
摘要： A system, method, and device for stochastically processing data. There is an architect module operating on a processor configured to manage and control stochastic processing of data, a non-deterministic data pool module configured to provide a stream of non-deterministic values that are not derived from a function, a plurality of functionally equivalent data processing modules each configured to stochastically process data as called upon by the architect module, a data feed configured to feed a data set desired to be stochastically processed, and a structure memory module including a memory storage device and configured to provide sufficient information for the architect module to duplicate a predefined processing architecture and to record a utilized processing architecture.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式