会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明申请
    • Parallel Read Functional Unit for Microprocessors
    • 微处理器并行读功能单元
    • US20100228939A1
    • 2010-09-09
    • US12690040
    • 2010-01-19
    • Ruby B. LeeYu-Yuan Chen
    • Ruby B. LeeYu-Yuan Chen
    • G06F12/00
    • G06F12/00G06F9/30032G06F9/30036G06F9/3004G06F21/72H04L9/0631H04L2209/04H04L2209/12
    • A functional unit for a microprocessor is provided, which allows for fast, parallel data read, write, and manipulation operations in the microprocessor that are useful for a number of software applications, such as cryptography. The functional unit includes first and second source registers for receiving first and second data items to be processed by the functional unit, first and second banks of memory tables, a combinational logic circuit, and a decoder. The first and second banks of memory tables are in communication with the first source register, and each of the tables is indexed by an index comprising a portion of the first data item received by the first source register. Each index points to a lookup result in a respective one of the memory tables. The combinational logic circuit is in communication with the first and second banks of memory tables and the second source register, receives the lookup results, and processes the lookup results and the second data item in the second source register to produce a result data item. The decoder circuit is in communication with the combinational logic circuit, and extracts an operational code from an instruction supplied to the functional unit, decodes the operational code, and controls the combinational logic circuit in accordance with the operational code.
    • 提供了一种用于微处理器的功能单元,其允许在微处理器中的快速,并行数据读取,写入和操作操作,其对于诸如密码学的许多软件应用是有用的。 功能单元包括用于接收要由功能单元处理的第一和第二数据项的第一和第二源寄存器,存储器表的第一和第二组,组合逻辑电路和解码器。 第一和第二存储表组与第一源寄存器通信,并且每个表由包括由第一源寄存器接收的第一数据项的一部分的索引索引。 每个索引指向相应的一个存储器表中的查找结果。 组合逻辑电路与第一和第二组存储器表和第二源寄存器通信,接收查找结果,并处理第二源寄存器中的查找结果和第二数据项以产生结果数据项。 解码器电路与组合逻辑电路通信,并从提供给功能单元的指令中提取操作码,解码操作码,并根据操作码控制组合逻辑电路。
    • 8. 发明授权
    • Parallel read functional unit for microprocessors
    • 微处理器并行读功能单元
    • US08352708B2
    • 2013-01-08
    • US12690040
    • 2010-01-19
    • Ruby B. LeeYu-Yuan Chen
    • Ruby B. LeeYu-Yuan Chen
    • G06F13/00
    • G06F12/00G06F9/30032G06F9/30036G06F9/3004G06F21/72H04L9/0631H04L2209/04H04L2209/12
    • A functional unit for a microprocessor is provided, which allows for fast, parallel data read, write, and manipulation operations in the microprocessor that are useful for a number of software applications, such as cryptography. The functional unit includes first and second source registers for receiving first and second data items to be processed by the functional unit, first and second banks of memory tables, a combinational logic circuit, and a decoder. The first and second banks of memory tables are in communication with the first source register, and each of the tables is indexed by an index comprising a portion of the first data item received by the first source register. Each index points to a lookup result in a respective one of the memory tables. The combinational logic circuit is in communication with the first and second banks of memory tables and the second source register, receives the lookup results, and processes the lookup results and the second data item in the second source register to produce a result data item. The decoder circuit is in communication with the combinational logic circuit, and extracts an operational code from an instruction supplied to the functional unit, decodes the operational code, and controls the combinational logic circuit in accordance with the operational code.
    • 提供了一种用于微处理器的功能单元,其允许在微处理器中的快速,并行数据读取,写入和操作操作,其对于诸如密码学的许多软件应用是有用的。 功能单元包括用于接收要由功能单元处理的第一和第二数据项的第一和第二源寄存器,存储器表的第一和第二组,组合逻辑电路和解码器。 第一和第二存储表组与第一源寄存器通信,并且每个表由包括由第一源寄存器接收的第一数据项的一部分的索引索引。 每个索引指向相应的一个存储器表中的查找结果。 组合逻辑电路与第一和第二组存储器表和第二源寄存器通信,接收查找结果,并处理第二源寄存器中的查找结果和第二数据项以产生结果数据项。 解码器电路与组合逻辑电路通信,并从提供给功能单元的指令中提取操作码,解码操作码,并根据操作码控制组合逻辑电路。
    • 10. 发明申请
    • ELECTRONIC DEVICE
    • 电子设备
    • US20080123260A1
    • 2008-05-29
    • US11772832
    • 2007-07-03
    • Chien-Sheng LoHung-Cheng LeeYu-Yuan ChenYing-Chi Chou
    • Chien-Sheng LoHung-Cheng LeeYu-Yuan ChenYing-Chi Chou
    • H05K5/02
    • G06F1/1679E05B15/021E05C1/10G06F1/1616Y10S292/11Y10S292/37Y10T292/096Y10T292/0969Y10T292/1028
    • An electronic device including a first housing, a first lock mechanism disposed in the first housing, a second housing, and a second lock mechanism disposed at the second housing is provided. The first housing has a first surface. The second housing pivoted to the first housing is suitable for rotating relatively to the first housing. The second housing has a second surface and a third surface which are respectively disposed at the two opposite sides of the second housing. When the second surface is closed to the first surface and a first portion of the second lock mechanism is protruded from the second surface, the first portion is locked with the first lock mechanism. When the third surface is closed to the first surface and a second portion of the second lock mechanism is protruded from the third surface, the second portion is locked with the first lock mechanism.
    • 提供了一种电子设备,其包括第一壳体,设置在第一壳体中的第一锁定机构,第二壳体和设置在第二壳体处的第二锁定机构。 第一个房屋有一个第一个表面。 枢转到第一壳体的第二壳体适于相对于第一壳体旋转。 第二壳体具有分别设置在第二壳体的两个相对侧的第二表面和第三表面。 当第二表面闭合到第一表面并且第二锁定机构的第一部分从第二表面突出时,第一部分与第一锁定机构锁定。 当第三表面相对于第一表面闭合并且第二锁定机构的第二部分从第三表面突出时,第二部分与第一锁定机构锁定。