专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08069274B2 System and method for serial data communications between host and communications devices, and communications device employed in the system and method 有权
标题翻译：用于主机和通信设备之间串行数据通信的系统和方法，以及系统和方法中使用的通信设备
公开(公告)号：US08069274B2
公开(公告)日：2011-11-29
申请号：US12510390
申请日：2009-07-28
申请人： Yohsuke Fukuda , Kazuhiko Hara
发明人： Yohsuke Fukuda , Kazuhiko Hara
IPC分类号： G06F3/00 , G06F13/00
CPC分类号： G06F13/161
摘要： A communications device includes a communications circuit, a memory, an identifier generator, and a latency controller. The communications circuit exchanges serial data with a host computer and a downstream device, and includes a first input, a first output, a second input, and a second output. The first input receives data from the host computer. The first output transmits data to the host computer. The second input receives data from the downstream device. The second output transmits data to the downstream device. The memory is accessible through the communications circuit. The identifier generator generates an identifier number unique to the communications device in response to an identifier setup request received at the first input. The latency controller determines, based on the generated identifier number, a period of latency required to access the memory through the communications circuit.
摘要翻译：通信设备包括通信电路，存储器，标识符发生器和等待时间控制器。通信电路与主机和下游设备交换串行数据，并且包括第一输入，第一输出，第二输入和第二输出。第一个输入从主机接收数据。第一个输出将数据传输到主机。第二个输入从下游设备接收数据。第二个输出将数据发送到下游设备。存储器可通过通信电路访问。响应于在第一输入处接收到的标识符建立请求，标识符生成器生成通信设备唯一的标识符号。等待时间控制器基于生成的标识符号确定通过通信电路访问存储器所需的等待时间。

2. 发明授权

US07664478B2 DC offset cancel control method and transmitter/receiver 有权
标题翻译：直流偏移消除控制方法和发射机/接收机
公开(公告)号：US07664478B2
公开(公告)日：2010-02-16
申请号：US11364328
申请日：2006-03-01
申请人： Yohsuke Fukuda
发明人： Yohsuke Fukuda
IPC分类号： H04B1/10
CPC分类号： H04B1/30
摘要： Disclosed is a transmitter/receiver which performs transmitting and receiving operations based on CSMA/CA (Carrier Sense Multiple Access with Collision Avoidance) system. The transmitter/receiver includes a first unit, a second unit and a DC offset control unit. The first unit obtains a DC offset value generated in the transmitter/receiver and holds the obtained DC offset value. The second unit removes the held DC offset value from received data. The DC offset control unit causses the first unit to operate upon response to at least one of transmission completion and reception completion.
摘要翻译：公开了一种基于CSMA / CA（具有冲突避免的载波侦听多路访问）系统进行发送和接收操作的发射机/接收机。发射机/接收机包括第一单元，第二单元和直流偏移控制单元。第一单元获得在发送器/接收器中产生的DC偏移值，并保持所获得的DC偏移值。第二个单元从接收到的数据中删除保持的DC偏移值。 DC偏移控制单元通过响应于传输完成和接收完成中的至少一个来使第一单元起作用。

3. 发明授权

US09055490B2 Radio communication system, base station apparatus and handover control method used therefor, and storage medium having program of handover control stored thereon 有权
标题翻译：无线通信系统，基站装置及其切换控制方法以及存储有切换控制程序的存储介质
公开(公告)号：US09055490B2
公开(公告)日：2015-06-09
申请号：US14114505
申请日：2012-05-09
申请人： Yohsuke Fukuda
发明人： Yohsuke Fukuda
IPC分类号： H04W36/00 , H04W36/08 , H04W48/08 , H04W88/08
CPC分类号： H04W36/0061 , H04W36/08 , H04W48/08 , H04W88/08
摘要： A radio communication system, in a base station apparatus, previously registers neighboring base station information as a part of base station management information, and informs the terminal station of the neighboring base station information. The base station apparatus includes a handover processing unit for detecting that the terminal station has implemented handover that does not pass through a handover preparation phase from an other base station that has not been registered in a list of the neighboring base station information; and a management unit for dynamically additionally registering the other base station in the list of the neighboring base station information when implementation of the handover has been detected by the handover processing unit.
摘要翻译：在基站装置中的无线通信系统预先将相邻的基站信息登记为基站管理信息的一部分，并向终端通知相邻的基站信息。基站装置包括：切换处理单元，用于检测终端已经实现了没有通过切换准备阶段的切换，其中尚未登记在相邻基站信息列表中的另一个基站; 以及管理单元，用于当所述切换处理单元检测到所述切换的实现时，在所述相邻基站信息的列表中动态附加地登记所述另一基站。

4. 发明申请

US20140045503A1 RADIO COMMUNICATION SYSTEM, BASE STATION APPARATUS AND HANDOVER CONTROL METHOD USED THEREFOR, AND STORAGE MEDIUM HAVING PROGRAM OF HANDOVER CONTROL STORED THEREON 有权
标题翻译：无线电通信系统，基站设备和其使用的切换控制方法，以及存储有切换控制的程序的存储介质
公开(公告)号：US20140045503A1
公开(公告)日：2014-02-13
申请号：US14114505
申请日：2012-05-09
申请人： Yohsuke Fukuda
发明人： Yohsuke Fukuda
IPC分类号： H04W36/00
CPC分类号： H04W36/0061 , H04W36/08 , H04W48/08 , H04W88/08
摘要： A radio communication system, in a base station apparatus, previously registers neighboring base station information as a part of base station management information, and informs the terminal station of the neighboring base station information. The base station apparatus includes a handover processing unit for detecting that the terminal station has implemented handover that does not pass through a handover preparation phase from an other base station that has not been registered in a list of the neighboring base station information; and a management unit for dynamically additionally registering the other base station in the list of the neighboring base station information when implementation of the handover has been detected by the handover processing unit.
摘要翻译：在基站装置中的无线通信系统预先将相邻的基站信息登记为基站管理信息的一部分，并向终端通知相邻的基站信息。基站装置包括：切换处理单元，用于检测终端已经实现了没有通过切换准备阶段的切换，其中尚未登记在相邻基站信息列表中的另一个基站; 以及管理单元，用于当所述切换处理单元检测到所述切换的实现时，在所述相邻基站信息的列表中动态附加地登记所述另一基站。

5. 发明授权

US08699792B2 Error diffusion processing circuit 失效
标题翻译：误差扩散处理电路
公开(公告)号：US08699792B2
公开(公告)日：2014-04-15
申请号：US13336804
申请日：2011-12-23
申请人： Yohsuke Fukuda
发明人： Yohsuke Fukuda
IPC分类号： G06K9/00
CPC分类号： H04N1/4053 , H04N1/40062
摘要： An error diffusion processing circuit includes a memory having a predetermined size in which (P−1)×M dithering threshold matrices in a predetermined size for each of the quantization thresholds and color components are pre-stored, and a quantization threshold selector configured to select (P−1) matrices for the color component of the target pixel data from the dithering threshold matrices stored in the memory, and read an element from the elements of the selected matrices in accordance with a pixel position of the target pixel data in the image data for output as the (P−1) quantization thresholds. P is an integer of 2 or more and M is a positive integer. The data size of the dithering threshold matrices is set to be equal to or less than a value obtained by dividing a size of the memory by the number of dithering threshold matrices.
摘要翻译：误差扩散处理电路包括具有预定尺寸的存储器，其中针对每个量化阈值和颜色分量预先存储预定尺寸的（P-1）×M个抖动阈值矩阵，以及量化阈值选择器，被配置为选择（P-1）矩阵，用于根据存储在存储器中的抖动阈值矩阵的目标像素数据的颜色分量，并且根据图像中的目标像素数据的像素位置从所选择的矩阵的元素中读取元素作为（P-1）量化阈值的输出数据。 P是2以上的整数，M是正整数。将抖动阈值矩阵的数据大小设置为等于或小于通过将存储器的大小除以抖动阈值矩阵的数量而获得的值。

6. 发明申请

US20100138578A1 MEMORY ACCESS CONTROLLER, SYSTEM, AND METHOD 有权
标题翻译：存储器访问控制器，系统和方法
公开(公告)号：US20100138578A1
公开(公告)日：2010-06-03
申请号：US12628633
申请日：2009-12-01
申请人： Yohsuke Fukuda
发明人： Yohsuke Fukuda
IPC分类号： G06F13/362 , G06F12/00
CPC分类号： G06F13/364
摘要： A memory access controller including a command analysis unit to receive write access request and command data and to analyze access to a memory, a command execution unit to output command and data control signals to the memory based on write data, and the analysis result, a mode setting unit to switch between a first operation mode in which a write access request is issued when both the command data and the corresponding write data are available, and a second operation mode in which a write access request is issued when the command data is available independently of availability of the write data corresponding to the command data, and a timing arbitration unit provided for each bus master to output the write access request and command data to the command analysis unit and output the write data to the command execution unit in accordance with the mode setting unit.
摘要翻译：一种存储器访问控制器，包括：命令分析单元，用于接收写访问请求和命令数据并分析对存储器的访问;命令执行单元，用于基于写入数据向存储器输出命令和数据控制信号;以及分析结果，模式设置单元，用于在命令数据和相应的写入数据两者都可用时在其中发出写入访问请求的第一操作模式之间切换;以及第二操作模式，其中当命令数据可用时发出写访问请求独立于对应于命令数据的写入数据的可用性，以及为每个总线主机提供的定时仲裁单元，以将写入访问请求和命令数据输出到命令分析单元，并根据命令执行单元将写入数据输出到命令执行单元模式设置单元。

7. 发明授权

US08301816B2 Memory access controller, system, and method 有权
标题翻译：内存访问控制器，系统和方法
公开(公告)号：US08301816B2
公开(公告)日：2012-10-30
申请号：US12628633
申请日：2009-12-01
申请人： Yohsuke Fukuda
发明人： Yohsuke Fukuda
IPC分类号： G06F13/00 , G06F12/00
CPC分类号： G06F13/364
摘要： A memory access controller including a command analysis unit to receive write access request and command data and to analyze access to a memory, a command execution unit to output command and data control signals to the memory based on write data, and the analysis result, a mode setting unit to switch between a first operation mode in which a write access request is issued when both the command data and the corresponding write data are available, and a second operation mode in which a write access request is issued when the command data is available independently of availability of the write data corresponding to the command data, and a timing arbitration unit provided for each bus master to output the write access request and command data to the command analysis unit and output the write data to the command execution unit in accordance with the mode setting unit.
摘要翻译：一种存储器访问控制器，包括：命令分析单元，用于接收写访问请求和命令数据并分析对存储器的访问;命令执行单元，用于基于写入数据向存储器输出命令和数据控制信号;以及分析结果，模式设置单元，用于在命令数据和相应的写入数据两者都可用时在其中发出写入访问请求的第一操作模式之间切换;以及第二操作模式，其中当命令数据可用时发出写访问请求独立于对应于命令数据的写入数据的可用性，以及为每个总线主机提供的定时仲裁单元，以将写入访问请求和命令数据输出到命令分析单元，并根据命令执行单元将写入数据输出到命令执行单元模式设置单元。

8. 发明申请

US20060205351A1 DC offset cancel control method and transmitter/receiver 有权
标题翻译：直流偏移消除控制方法和发射机/接收机
公开(公告)号：US20060205351A1
公开(公告)日：2006-09-14
申请号：US11364328
申请日：2006-03-01
申请人： Yohsuke Fukuda
发明人： Yohsuke Fukuda
IPC分类号： H04B1/00 , H04B1/10 , H04B15/00
CPC分类号： H04B1/30
摘要： Disclosed is a transmitter/receiver which performs transmitting and receiving operations based on CSMA/CA (Carrier Sense Multiple Access with Collision Avoidance) system. The transmitter/receiver includes a first unit, a second unit and a DC offset control unit. The first unit obtains a DC offset value generated in the transmitter/receiver and holds the obtained DC offset value. The second unit removes the held DC offset value from received data. The DC offset control unit causses the first unit to operate upon response to at least one of transmission completion and reception completion.
摘要翻译：公开了一种基于CSMA / CA（具有冲突避免的载波侦听多路访问）系统进行发送和接收操作的发射机/接收机。发射机/接收机包括第一单元，第二单元和直流偏移控制单元。第一单元获得在发送器/接收器中产生的DC偏移值，并保持所获得的DC偏移值。第二个单元从接收到的数据中删除保持的DC偏移值。 DC偏移控制单元通过响应于传输完成和接收完成中的至少一个来使第一单元起作用。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式