专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07133317B2 Method and apparatus for programming nonvolatile memory 有权
标题翻译：用于非易失性存储器编程的方法和装置
公开(公告)号：US07133317B2
公开(公告)日：2006-11-07
申请号：US11064316
申请日：2005-02-23
申请人： Yi Ying Liao , Chih Chieh Yeh , Wen Jer Tsai
发明人： Yi Ying Liao , Chih Chieh Yeh , Wen Jer Tsai
IPC分类号： G11C16/04
CPC分类号： G11C16/3427 , G11C16/0475 , G11C16/0491
摘要： Programming nonvolatile memory cells is affected by the program disturb effect which causes data accuracy issues with nonvolatile memory. Rather than masking the voltage conditions that cause the program disturb effect, voltages are applied to neighboring nonvolatile memory cells, which takes advantage of the program disturb effect to program multiple cells quickly.
摘要翻译：编程非易失性存储单元受程序干扰影响，导致非易失性存储器的数据精度问题。不是屏蔽导致程序干扰效应的电压条件，而是将电压施加到相邻的非易失性存储单元，利用程序干扰效应来快速编程多个单元。

2. 发明授权

US07397701B2 Method and apparatus for operating a string of charge trapping memory cells 有权
标题翻译：用于操作电荷俘获存储器单元串的方法和装置
公开(公告)号：US07397701B2
公开(公告)日：2008-07-08
申请号：US11279720
申请日：2006-04-13
申请人： Chih Chieh Yeh , Wen Jer Tsai , Yi Ying Liao
发明人： Chih Chieh Yeh , Wen Jer Tsai , Yi Ying Liao
IPC分类号： G11C16/04
CPC分类号： G11C16/0475 , G11C16/10 , G11C16/3445 , G11C16/3459
摘要： An array of charge trapping nonvolatile memory cells is arranged in several columns of cells, each arranged in a series, such as a NAND string. Each cell stores no more than a single charge storage state.
摘要翻译：电荷捕获非易失性存储单元的阵列被布置在几列单元格中，每列单元排列成一串，例如NAND串。每个单元格不存储单个电荷存储状态。

3. 发明授权

US08223553B2 Systems and methods for programming a memory device 有权
标题翻译：用于编程存储器件的系统和方法
公开(公告)号：US08223553B2
公开(公告)日：2012-07-17
申请号：US11248504
申请日：2005-10-12
申请人： Chih Chieh Yeh , Wen Jer Tsai , Yi Ying Liao
发明人： Chih Chieh Yeh , Wen Jer Tsai , Yi Ying Liao
IPC分类号： G11C11/34
CPC分类号： G11C16/0475 , G11C11/5671 , G11C16/0483 , G11C2211/5621
摘要： A multi-Level Cell (MLC) can be used to store, for example, 4 bits per cell by storing two bits on each of two sides. Each side can store, e.g., four different current level states that can be determined by the number of holes injected into, e.g., nitride layer, during programming. As more holes are injected the current decreases for a given voltage. The current can be low, therefore, it can be advantageous in one embodiment to use a current amplifier. The current amplifier can be a BJT, MOS or other type of device.
摘要翻译：多级单元（MLC）可用于通过在两侧存储两位来存储例如每单元4位。每一侧都可以存储例如四个不同的电流状态，这些状态可以通过在编程期间注入到例如氮化物层中的空穴的数量来确定。随着更多的孔被注入，给定电压的电流减小。电流可能很低，因此，在一个实施例中使用电流放大器可能是有利的。电流放大器可以是BJT，MOS或其他类型的器件。

4. 发明授权

US07486568B2 Method and apparatus for protection from over-erasing nonvolatile memory cells 有权
标题翻译：用于防止过度擦除非易失性存储单元的方法和装置
公开(公告)号：US07486568B2
公开(公告)日：2009-02-03
申请号：US11742398
申请日：2007-04-30
申请人： Yi Ying Liao , Chih Chieh Yeh , Wen Jer Tsai , Tao Cheng Lu
发明人： Yi Ying Liao , Chih Chieh Yeh , Wen Jer Tsai , Tao Cheng Lu
IPC分类号： G11C11/34
CPC分类号： G11C16/3404
摘要： Charge trapping memory cells are protected from over-erasing in response to an erase command. For example, in response to an erase command, one bias arrangement is applied to program charge trapping memory cells, and another bias arrangement is applied to erase the charge trapping memory cells, such that the charge trapping memory cells have a higher net electron charge, in the erased state than i.n the programmed state. In another example, an integrated circuit with an array of charge trapping memory cells has logic which responds to an erase command by applying similar bias arrangements to the charge trapping memory cells. In a further example, such an integrated circuit is manufactured.
摘要翻译：电荷捕获存储器单元被保护以响应于擦除命令而被过擦除。例如，响应于擦除命令，将一个偏置装置应用于编程电荷俘获存储器单元，并且施加另一个偏置布置以擦除电荷捕获存储器单元，使得电荷捕获存储器单元具有较高的净电荷，处于擦除状态，而不是编程状态。在另一示例中，具有电荷俘获存储器单元阵列的集成电路具有通过向电荷捕获存储器单元施加相似的偏置布置来响应擦除命令的逻辑。在另一实例中，制造这种集成电路。

5. 发明授权

US07474558B2 Gated diode nonvolatile memory cell array 有权
标题翻译：门极二极管非易失性存储单元阵列
公开(公告)号：US07474558B2
公开(公告)日：2009-01-06
申请号：US11865616
申请日：2007-10-01
申请人： Yi Ying Liao , Wen Jer Tsai , Chih Chieh Yeh
发明人： Yi Ying Liao , Wen Jer Tsai , Chih Chieh Yeh
IPC分类号： G11C11/36
CPC分类号： G11C11/36 , B82Y10/00 , G11C16/02 , G11C2216/06 , H01L27/1021 , H01L29/8616
摘要： A gated diode nonvolatile memory cell with a charge storage structure includes a diode structure with an additional gate terminal. Example embodiments include the individual memory cell, an array of such memory cells, methods of operating the memory cell or array of memory cells, and methods of manufacturing the same.
摘要翻译：具有电荷存储结构的门控二极管非易失性存储单元包括具有附加栅极端子的二极管结构。示例性实施例包括单独的存储器单元，这种存储器单元的阵列，操作存储单元或存储单元阵列的方法及其制造方法。

6. 发明授权

US07057938B2 Nonvolatile memory cell and operating method 有权
标题翻译：非易失性存储单元和操作方法
公开(公告)号：US07057938B2
公开(公告)日：2006-06-06
申请号：US10756777
申请日：2004-01-14
申请人： Chih Chieh Yeh , Hung Yueh Chen , Yi Ying Liao , Wen Jer Tsai , Tao Cheng Lu
发明人： Chih Chieh Yeh , Hung Yueh Chen , Yi Ying Liao , Wen Jer Tsai , Tao Cheng Lu
IPC分类号： G11C16/00
CPC分类号： G11C16/10 , G11C16/0475 , H01L21/28282 , H01L29/66833 , H01L29/792 , H01L29/7923
摘要： One embodiment of the present invention provides a system having a nonvolatile memory comprising a p type semiconductor substrate, an oxide layer over the p type semiconductor substrate, a nitride layer over the oxide layer, an additional oxide layer over the nitride layer, a gate over the additional oxide layer, two N+ junctions in the p type semiconductor layer, a source and drain respectively formed in the two N+ junctions, a first bit and a second bit in the nonvolatile memory, and accordingly at least two states of operation (i.e., erase and program) therefor. That is, one bit in the nonvolatile memory can either be in an erase state or program state. For erasing a bit, electrons are injected at the gate of the nonvolatile memory. For programming a bit, electric holes are injected or electrons are reduced for that bit. The present invention also provides a method for sensing and reading at least one bit in a nonvolatile memory comprising applying a bias voltage to the memory, detecting a threshold voltage or read current, comparing the threshold voltage with a reference voltage or comparing the read current with a reference current, and identifying the at least one bit as erased or programmed.
摘要翻译：本发明的一个实施例提供一种具有非易失性存储器的系统，其包括ap型半导体衬底，p型半导体衬底上的氧化物层，氧化物层上方的氮化物层，氮化物层上的附加氧化物层，分别形成在两个N +结中的源极和漏极，非易失性存储器中的第一位和第二位，以及相应地至少两个操作状态（即擦除）的附加氧化物层，p型半导体层中的两个N +结，和程序）。也就是说，非易失性存储器中的一位可以处于擦除状态或程序状态。为了擦除一点，电子注入非易失性存储器的栅极。为了编程一点，注入电孔或减少电子的位。本发明还提供了一种用于感测和读取非易失性存储器中的至少一个位的方法，包括向存储器施加偏置电压，检测阈值电压或读取电流，将阈值电压与参考电压进行比较，或将读取的电流与参考电流，并将所述至少一个位识别为擦除或编程。

7. 发明申请

US20090080254A1 Gated Diode Nonvolatile Memory Cell Array 有权
标题翻译：门极二极管非易失性存储单元阵列
公开(公告)号：US20090080254A1
公开(公告)日：2009-03-26
申请号：US12326706
申请日：2008-12-02
申请人： Yi Ying Liao , Wen Jer Tsai , Chih Chieh Yeh
发明人： Yi Ying Liao , Wen Jer Tsai , Chih Chieh Yeh
IPC分类号： G11C16/02 , G11C11/36
CPC分类号： G11C11/36 , B82Y10/00 , G11C16/02 , G11C2216/06 , H01L27/1021 , H01L29/8616
摘要： A memory integrated circuit has memory arrays that are vertically layered. These memory arrays include word lines and bit lines. Intersections between the word lines and the bit lines include a diode and a memory state storage element. The diode and the memory storage element are connected in between a word line and a bit line. The diode at the intersections includes a first diode node and a second diode node. Various aspects of the memory integrated circuit are electrically interconnected in various ways, such as corresponding word lines, corresponding first diode nodes, or corresponding second diode nodes of different memory arrays being electrically interconnected. Various aspects of the memory integrated circuit are isolated in various ways, such as word lines, first diode nodes, or second diode nodes of different memory arrays being isolated.
摘要翻译：存储器集成电路具有垂直分层的存储器阵列。这些存储器阵列包括字线和位线。字线和位线之间的交点包括二极管和存储器状态存储元件。二极管和存储器存储元件连接在字线和位线之间。交叉处的二极管包括第一二极管节点和第二二极管节点。存储器集成电路的各个方面以各种方式电互连，例如相应的字线，对应的第一二极管节点或不同存储器阵列的相应的第二二极管节点电互连。存储器集成电路的各个方面以各种方式隔离，例如隔离不同存储器阵列的字线，第一二极管节点或第二二极管节点。

8. 发明授权

US07272043B2 Operation methods for a non-volatile memory cell in an array 有权
标题翻译：阵列中非易失性存储单元的操作方法
公开(公告)号：US07272043B2
公开(公告)日：2007-09-18
申请号：US11020269
申请日：2004-12-27
申请人： Yi Ying Liao , Chih Chieh Yeh , Wen Jer Tsai
发明人： Yi Ying Liao , Chih Chieh Yeh , Wen Jer Tsai
IPC分类号： G11C11/34 , G11C16/06
CPC分类号： G11C11/5671 , G11C16/0475 , G11C16/0483
摘要： A method of reducing gate disturb in a charge-trapping layer memory cell by applying different Vpass voltages to different sides of a selected wordline. A higher Vpass voltage is used to pass higher source/drain voltage and a lower Vpass voltage is used to pass a lower source/drain voltage. By controlling the Vpass voltages on different sides of a selected wordline, it is possible to reduce a vertical field that is established in a gate region when the Vpass voltages are applied. A reduced vertical field results in suppressed gate disturb. The method also includes a novel bit-line biasing scheme that may further reduce the vertical field and thereby may further suppress gate disturb, particularly in an array of memory cells.
摘要翻译：一种通过在选定字线的不同侧面施加不同的Vpass电压来减少电荷俘获层存储单元中的门扰动的方法。较高的Vpass电压用于传递较高的源极/漏极电压，较低的Vpass电压用于通过较低的源极/漏极电压。通过控制所选字线的不同侧的Vpass电压，可以减小施加Vpass电压时在栅极区域中建立的垂直场。减小的垂直场导致抑制的门扰动。该方法还包括新颖的位线偏置方案，其可以进一步减小垂直场，从而可进一步抑制门扰动，特别是在存储器单元阵列中。

9. 发明授权

US07272038B2 Method for operating gated diode nonvolatile memory cell 有权
公开(公告)号：US07272038B2
公开(公告)日：2007-09-18
申请号：US11299310
申请日：2005-12-09
申请人： Yi Ying Liao , Wen Jer Tsai , Chih Chieh Yeh
发明人： Yi Ying Liao , Wen Jer Tsai , Chih Chieh Yeh
IPC分类号： G11C11/36
CPC分类号： H01L27/1021 , B82Y10/00 , G11C11/56 , G11C11/5671 , G11C16/10 , G11C2216/06 , H01L27/115
摘要： A gated diode nonvolatile memory cell with a charge storage structure includes a diode structure with an additional gate terminal. Example embodiments include the individual memory cell, an array of such memory cells, methods of operating the memory cell or array of memory cells, and methods of manufacturing the same.

10. 发明申请

US20070133273A1 Gated diode nonvolatile memory cell 有权
公开(公告)号：US20070133273A1
公开(公告)日：2007-06-14
申请号：US11298288
申请日：2005-12-09
申请人： Yi Ying Liao , Wen Jer Tsai , Chih Chieh Yeh
发明人： Yi Ying Liao , Wen Jer Tsai , Chih Chieh Yeh
IPC分类号： G11C11/36
CPC分类号： G11C11/36 , B82Y10/00 , G11C8/10 , G11C16/02 , G11C2216/06 , H01L27/1021 , H01L29/8616
摘要： A gated diode nonvolatile memory cell with a charge storage structure includes a diode structure with an additional gate terminal. Example embodiments include the individual memory cell, an array of such memory cells, methods of operating the memory cell or array of memory cells, and methods of manufacturing the same.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式