专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08416178B2 Display apparatus 有权
标题翻译：显示装置
公开(公告)号：US08416178B2
公开(公告)日：2013-04-09
申请号：US13200389
申请日：2011-09-23
申请人： Yasuhiro Tanaka , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
发明人： Yasuhiro Tanaka , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
IPC分类号： G09G3/36 , G09G5/00
CPC分类号： G09G5/001 , G09G3/20 , G09G3/3677 , G09G3/3688 , G09G2310/027 , G09G2310/0286 , G09G2310/0289 , G09G2310/061 , G09G2310/08
摘要： There is a need for decreasing a variation in times for writing to TFT elements for pixels in a direction along the extension of a gate line in a liquid crystal display apparatus. A display apparatus includes a display panel having multiple gate lines and drain lines arranged in a matrix and a data driver for outputting a display data signal to each drain line. The data driver includes: an internal control signal generation circuit generating an internal control signal for setting a timing to output a data signal to a drain line of each block on a block basis by dividing the plurality of drain lines into multiple blocks; and a register circuit for recording a setting for division of the block, a setting for delay direction and width of a timing to output the data signal, and a setting for rising and falling of an internal control signal.
摘要翻译：需要减少在液晶显示装置中沿着栅极线的延伸方向的像素的TFT元件的写入时间的变化。显示装置包括具有排列成矩阵的多个栅极线和漏极线的显示面板和用于向每条漏极线输出显示数据信号的数据驱动器。数据驱动器包括：内部控制信号生成电路，其通过将多个排出线分割成多个块而产生内部控制信号，该内部控制信号用于设置通过块来将数据信号输出到每个块的漏极线的定时; 以及用于记录块的分割设置的寄存器电路，用于输出数据信号的定时的延迟方向和宽度的设置以及内部控制信号的上升和下降的设置。

2. 发明申请

US20070152947A1 Display apparatus 有权
标题翻译：显示装置
公开(公告)号：US20070152947A1
公开(公告)日：2007-07-05
申请号：US11639149
申请日：2006-12-15
申请人： Yasuhiro Tanaka , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
发明人： Yasuhiro Tanaka , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
IPC分类号： G09G3/36
CPC分类号： G09G5/001 , G09G3/20 , G09G3/3677 , G09G3/3688 , G09G2310/027 , G09G2310/0286 , G09G2310/0289 , G09G2310/061 , G09G2310/08
摘要： There is a need for decreasing a variation in times for writing to TFT elements for pixels in a direction along the extension of a gate line in a liquid crystal display apparatus. A display apparatus includes a display panel having multiple gate lines and multiple drain lines arranged in a matrix and a data driver for outputting a display data signal to each drain line. The data driver includes: an internal control signal generation circuit for generating an internal control signal for setting a timing to output a data signal to a drain line of each block on a block basis by dividing the plurality of drain lines into multiple blocks; and a register circuit for recording a setting for division of the block, a setting foradelay direction and a delay width of a timing to output the data signal, and a setting for rising and falling of an internal control signal.
摘要翻译：需要减少在液晶显示装置中沿着栅极线的延伸方向的像素的TFT元件的写入时间的变化。显示装置包括具有多个栅极线和排列成矩阵的多个漏极线的显示面板和用于向每条漏极线输出显示数据信号的数据驱动器。数据驱动器包括：内部控制信号发生电路，用于通过将多个排出线分成多个块来产生用于设置定时的内部控制信号，以将数据信号以块的形式输出到每个块的漏极线; 以及用于记录块的分割设置的寄存器电路，用于输出数据信号的定时的设置方向和延迟宽度以及内部控制信号的上升和下降的设置。

3. 发明申请

US20110007065A1 Display apparatus 有权
公开(公告)号：US20110007065A1
公开(公告)日：2011-01-13
申请号：US12923403
申请日：2010-09-20
申请人： Yasuhiro Tanaka , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
发明人： Yasuhiro Tanaka , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
IPC分类号： G09G3/36 , G09G5/00
CPC分类号： G09G5/001 , G09G3/20 , G09G3/3677 , G09G3/3688 , G09G2310/027 , G09G2310/0286 , G09G2310/0289 , G09G2310/061 , G09G2310/08
摘要： There is a need for decreasing a variation in times for writing to TFT elements for pixels in a direction along the extension of a gate line in a liquid crystal display apparatus. A display apparatus includes a display panel having multiple gate lines and multiple drain lines arranged in a matrix and a data driver for outputting a display data signal to each drain line. The data driver includes: an internal control signal generation circuit for generating an internal control signal for setting a timing to output a data signal to a drain line of each block on a block basis by dividing the plurality of drain lines into multiple blocks; and a register circuit for recording a setting for division of the block, a setting for a delay direction and a delay width of a timing to output the data signal, and a setting for rising and falling of an internal control signal.

4. 发明申请

US20130222350A1 DISPLAY APPARATUS 有权
标题翻译：显示设备
公开(公告)号：US20130222350A1
公开(公告)日：2013-08-29
申请号：US13804946
申请日：2013-03-14
申请人： Yasuhiro TANAKA , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
发明人： Yasuhiro TANAKA , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
IPC分类号： G09G5/00
CPC分类号： G09G5/001 , G09G3/20 , G09G3/3677 , G09G3/3688 , G09G2310/027 , G09G2310/0286 , G09G2310/0289 , G09G2310/061 , G09G2310/08
摘要： There is a need for decreasing a variation in times for writing to TFT elements for pixels in a direction along the extension of a gate line in a liquid crystal display apparatus. A display apparatus includes a display panel having multiple gate lines and drain lines arranged in a matrix and a data driver for outputting a display data signal to each drain line. The data driver includes: an internal control signal generation circuit generating an internal control signal for setting a timing to output a data signal to a drain line of each block on a block basis by dividing the plurality of drain lines into multiple blocks; and a register circuit for recording a setting for division of the block, a setting for delay direction and width of a timing to output the data signal, and a setting for rising and falling of an internal control signal.
摘要翻译：需要减少在液晶显示装置中沿着栅极线的延伸方向的像素的TFT元件的写入时间的变化。显示装置包括具有排列成矩阵的多个栅极线和漏极线的显示面板和用于向每条漏极线输出显示数据信号的数据驱动器。数据驱动器包括：内部控制信号生成电路，其通过将多个排出线分割成多个块而产生内部控制信号，该内部控制信号用于设置通过块来将数据信号输出到每个块的漏极线的定时; 以及用于记录块的分割设置的寄存器电路，用于输出数据信号的定时的延迟方向和宽度的设置以及内部控制信号的上升和下降的设置。

5. 发明授权

US08054278B2 Display apparatus 有权
标题翻译：显示装置
公开(公告)号：US08054278B2
公开(公告)日：2011-11-08
申请号：US12923403
申请日：2010-09-20
申请人： Yasuhiro Tanaka , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
发明人： Yasuhiro Tanaka , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
IPC分类号： G09G3/36
CPC分类号： G09G5/001 , G09G3/20 , G09G3/3677 , G09G3/3688 , G09G2310/027 , G09G2310/0286 , G09G2310/0289 , G09G2310/061 , G09G2310/08
摘要： There is a need for decreasing a variation in times for writing to TFT elements for pixels in a direction along the extension of a gate line in a liquid crystal display apparatus. A display apparatus includes a display panel having multiple gate lines and multiple drain lines arranged in a matrix and a data driver for outputting a display data signal to each drain line. The data driver includes: an internal control signal generation circuit for generating an internal control signal for setting a timing to output a data signal to a drain line of each block on a block basis by dividing the plurality of drain lines into multiple blocks; and a register circuit for recording a setting for division of the block, a setting for a delay direction and a delay width of a timing to output the data signal, and a setting for rising and falling of an internal control signal.
摘要翻译：需要减少在液晶显示装置中沿着栅极线的延伸方向的像素的TFT元件的写入时间的变化。显示装置包括具有多个栅极线和排列成矩阵的多个漏极线的显示面板和用于向每条漏极线输出显示数据信号的数据驱动器。数据驱动器包括：内部控制信号发生电路，用于通过将多个排出线分成多个块来产生用于设置定时的内部控制信号，以将数据信号以块的形式输出到每个块的漏极线; 以及用于记录块的分割设置的寄存器电路，延迟方向的设置和输出数据信号的定时的延迟宽度以及内部控制信号的上升和下降的设置。

6. 发明授权

US08766900B2 Display apparatus 有权
公开(公告)号：US08766900B2
公开(公告)日：2014-07-01
申请号：US13804946
申请日：2013-03-14
申请人： Yasuhiro Tanaka , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
发明人： Yasuhiro Tanaka , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
IPC分类号： G09G3/36 , G09G5/00
CPC分类号： G09G5/001 , G09G3/20 , G09G3/3677 , G09G3/3688 , G09G2310/027 , G09G2310/0286 , G09G2310/0289 , G09G2310/061 , G09G2310/08
摘要： There is a need for decreasing a variation in times for writing to TFT elements for pixels in a direction along the extension of a gate line in a liquid crystal display apparatus. A display apparatus includes a display panel having multiple gate lines and drain lines arranged in a matrix and a data driver for outputting a display data signal to each drain line. The data driver includes: an internal control signal generation circuit generating an internal control signal for setting a timing to output a data signal to a drain line of each block on a block basis by dividing the plurality of drain lines into multiple blocks; and a register circuit for recording a setting for division of the block, a setting for delay direction and width of a timing to output the data signal, and a setting for rising and falling of an internal control signal.

7. 发明申请

US20120050146A1 Display apparatus 有权
标题翻译：显示装置
公开(公告)号：US20120050146A1
公开(公告)日：2012-03-01
申请号：US13200389
申请日：2011-09-23
申请人： Yasuhiro Tanaka , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
发明人： Yasuhiro Tanaka , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
IPC分类号： G09G3/36
CPC分类号： G09G5/001 , G09G3/20 , G09G3/3677 , G09G3/3688 , G09G2310/027 , G09G2310/0286 , G09G2310/0289 , G09G2310/061 , G09G2310/08
摘要： There is a need for decreasing a variation in times for writing to TFT elements for pixels in a direction along the extension of a gate line in a liquid crystal display apparatus. A display apparatus includes a display panel having multiple gate lines and drain lines arranged in a matrix and a data driver for outputting a display data signal to each drain line. The data driver includes an internal control signal generation circuit generating an internal control signal for setting a timing to output a data signal to a drain line of each block on a block basis by dividing the plurality of drain lines into multiple blocks; and a register circuit for recording a setting for division of the block, a setting for delay direction and width of a timing to output the data signal, and a setting for rising and falling of an internal control signal.
摘要翻译：需要减少在液晶显示装置中沿着栅极线的延伸方向的像素的TFT元件的写入时间的变化。显示装置包括具有排列成矩阵的多个栅极线和漏极线的显示面板和用于向每条漏极线输出显示数据信号的数据驱动器。数据驱动器包括：内部控制信号产生电路，用于通过将多个排出线分成多个块，产生一个内部控制信号，该内部控制信号用于设置通过将块输出到每个块的排出线的数据信号的定时; 以及用于记录块的分割设置的寄存器电路，用于输出数据信号的定时的延迟方向和宽度的设置以及内部控制信号的上升和下降的设置。

8. 发明授权

US07821487B2 Display apparatus 有权
标题翻译：显示装置
公开(公告)号：US07821487B2
公开(公告)日：2010-10-26
申请号：US11639149
申请日：2006-12-15
申请人： Yasuhiro Tanaka , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
发明人： Yasuhiro Tanaka , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
IPC分类号： G09G3/36
CPC分类号： G09G5/001 , G09G3/20 , G09G3/3677 , G09G3/3688 , G09G2310/027 , G09G2310/0286 , G09G2310/0289 , G09G2310/061 , G09G2310/08
摘要： There is a need for decreasing a variation in times for writing to TFT elements for pixels in a direction along the extension of a gate line in a liquid crystal display apparatus. A display apparatus includes a display panel having multiple gate lines and multiple drain lines arranged in a matrix and a data driver for outputting a display data signal to each drain line. The data driver includes: an internal control signal generation circuit for generating an internal control signal for setting a timing to output a data signal to a drain line of each block on a block basis by dividing the plurality of drain lines into multiple blocks; and a register circuit for recording a setting for division of the block, a setting for a delay direction and a delay width of a timing to output the data signal, and a setting for rising and falling of an internal control signal.
摘要翻译：需要减少在液晶显示装置中沿着栅极线的延伸方向的像素的TFT元件的写入时间的变化。显示装置包括具有多个栅极线和排列成矩阵的多个漏极线的显示面板和用于向每条漏极线输出显示数据信号的数据驱动器。数据驱动器包括：内部控制信号发生电路，用于通过将多个排出线分成多个块来产生用于设置定时的内部控制信号，以将数据信号以块的形式输出到每个块的漏极线; 以及用于记录块的分割设置的寄存器电路，延迟方向的设置和输出数据信号的定时的延迟宽度以及内部控制信号的上升和下降的设置。

9. 发明申请

US20130120353A1 Display Apparatus 有权
标题翻译：显示装置
公开(公告)号：US20130120353A1
公开(公告)日：2013-05-16
申请号：US13735306
申请日：2013-01-07
申请人： Yasuhiro TANAKA , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
发明人： Yasuhiro TANAKA , Hironobu Isami , Haruhisa Iida , Hidenori Kikuchi , Yukihide Ode
IPC分类号： G09G3/20
CPC分类号： G09G5/001 , G09G3/20 , G09G3/3677 , G09G3/3688 , G09G2310/027 , G09G2310/0286 , G09G2310/0289 , G09G2310/061 , G09G2310/08
摘要： There is a need for decreasing a variation in times for writing to TFT elements for pixels in a direction along the extension of a gate line in a liquid crystal display apparatus. A display apparatus includes a display panel having multiple gate lines and drain lines arranged in a matrix and a data driver for outputting a display data signal to each drain line. The data driver includes: an internal control signal generation circuit generating an internal control signal for setting a timing to output a data signal to a drain line of each block on a block basis by dividing the plurality of drain lines into multiple blocks; and a register circuit for recording a setting for division of the block, a setting for delay direction and width of a timing to output the data signal, and a setting for rising and falling of an internal control signal.
摘要翻译：需要减少在液晶显示装置中沿着栅极线的延伸方向的像素的TFT元件的写入时间的变化。显示装置包括具有排列成矩阵的多个栅极线和漏极线的显示面板和用于向每条漏极线输出显示数据信号的数据驱动器。数据驱动器包括：内部控制信号生成电路，其通过将多个排出线分割成多个块而产生内部控制信号，该内部控制信号用于设置通过块来将数据信号输出到每个块的漏极线的定时; 以及用于记录块的分割设置的寄存器电路，用于输出数据信号的定时的延迟方向和宽度的设置以及内部控制信号的上升和下降的设置。

10. 发明申请

US20080165483A1 DISPLAY DEVICE 审中-公开
标题翻译：显示设备
公开(公告)号：US20080165483A1
公开(公告)日：2008-07-10
申请号：US11965819
申请日：2007-12-28
申请人： Yasuhiro Tanaka , Hideo Kawakura , Hidenori Kikuchi , Satoshi Namiki , Masato Sawahata
发明人： Yasuhiro Tanaka , Hideo Kawakura , Hidenori Kikuchi , Satoshi Namiki , Masato Sawahata
IPC分类号： H05K7/00
CPC分类号： H05K7/20963 , G02F1/13452 , H01L24/17 , H01L2224/16225 , H01L2224/32225 , H01L2224/73204 , H01L2924/00011 , H01L2924/00014 , H01L2924/12044 , H05K7/205 , H01L2924/00 , H01L2224/0401
摘要： The present invention provides a display device of high quality by suppressing heating of a semiconductor chip mounted on a flexible board connected to an insulation substrate of a display device and by suppressing irregularities of a voltage supplied to the semiconductor chip. A heat radiation pattern is formed on a flexible board which is connected to the insulation substrate of the display device and mounts a semiconductor chip thereon. By connecting heat radiation bumps of the semiconductor chip and the heat radiation pattern, heat generated from the semiconductor chip is dissipated by the heat radiation pattern. Further, by supplying a predetermined voltage to the semiconductor chip via the heat radiation pattern and the heat radiation bumps, the irregularities of an input voltage to the semiconductor chip can be also suppressed.
摘要翻译：本发明通过抑制安装在与显示装置的绝缘基板连接的柔性基板上的半导体芯片的加热，并且抑制供给到半导体芯片的电压的不规则性，提供了高质量的显示装置。在与显示装置的绝缘基板连接并在其上安装半导体芯片的柔性基板上形成散热图案。通过连接半导体芯片的散热凸块和散热图案，由半导体芯片产生的热量由散热图形消散。此外，通过经由散热图案和散热凸块向半导体芯片提供预定电压，也可以抑制对半导体芯片的输入电压的不规则性。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式