会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明申请
    • Optimized contact design for thermosonic bonding of flip-chip devices
    • 优化的倒装芯片器件热键合接触设计
    • US20070145379A1
    • 2007-06-28
    • US10588473
    • 2004-12-22
    • Ivan EliashevichHari VenugopalanXiang GaoMichael Sackrison
    • Ivan EliashevichHari VenugopalanXiang GaoMichael Sackrison
    • H01L33/00
    • H01L33/382H01L33/20H01L33/62H01L2224/05568H01L2224/05573H01L2224/16H01L2924/00014H01L2924/01079H01L2924/12041H01L2224/05599
    • A light emitting device (A) includes a semiconductor die (100). The semiconductor die includes: an epitaxial structure (120) arranged on a substrate (160), the epitaxial structure forming an active light generating region (140) between a first layer (120n) on a first side of the active region and having a first conductivity type, and a second layer (120p) on a second side of the active region and having a second conductivity type, the second side of the active region being opposite the first side of the active region and the second conductivity type being different that the first conductivity type; a first contact (180n) in operative electrical communication with the active region via the first layer in the epitaxial structure, the first contact being arranged on a side of the epitaxial structure opposite the substrate; a second contact (180p) in operative electrical communication with the active region via the second layer in the epitaxial structure, the second contact being arranged on a side of the epitaxial structure opposite the substrate; a first contact trace corresponding to the first contact and defined at a surface thereof distal from the substrate, the first trace including at least one area designated for bonding (320n); and, a second contact trace corresponding the second contact and defined at a surface thereof distal from the substrate, the second trace including at least one area (320p) designated for bonding. Suitably, the first contact trace is substantially enclosed within the second contact trace.
    • 发光器件(A)包括半导体管芯(100)。 所述半导体管芯包括:布置在衬底(160)上的外延结构(120),所述外延结构在所述有源区的第一侧上的第一层(120 n)之间形成有源光产生区(140),并且具有 第一导电类型和在有源区的第二侧上具有第二导电类型的第二层(120 p),有源区的第二面与有源区的第一侧相反,第二导电类型不同 第一种导电类型; 经由外延结构中的第一层与有源区域工作电连通的第一接触(180n),第一接触件布置在与衬底相对的外延结构的一侧上; 通过外延结构中的第二层与有源区域电连通的第二触点(180p),第二触点布置在与衬底相对的外延结构的一侧上; 第一接触迹线对应于第一接触并限定在其远离基底的表面,第一迹线包括指定用于键合的至少一个区域(320n); 以及与所述第二接触相对应并限定在其远离所述基底的表面的第二接触迹线,所述第二迹线包括指定用于接合的至少一个区域(320 p)。 适当地,第一接触迹线基本上封闭在第二接触迹线内。
    • 6. 发明申请
    • Wafer level package for very small footprint and low profile white LED devices
    • 晶圆级封装,占地面积小,白色LED器件低
    • US20070202623A1
    • 2007-08-30
    • US11588551
    • 2006-10-27
    • Xiang GaoMichael Sackrison
    • Xiang GaoMichael Sackrison
    • H01L21/00
    • H01L33/0079H01L25/0753H01L33/505H01L2924/0002H01L2933/0041H01L2924/00
    • A surface mount LED package having a tight footprint and small vertical image size is fabricated by a method comprising: forming light emitting diode chips each having a substrate and a plurality of layers configured to emit electroluminescence responsive to electrical energizing; forming electrical vias in a sub mount, the electrical vias passing from a front side of the sub-mount to a back-side of the sub-mount; flip chip bonding the light emitting diode chips on the front-side of the sub mount such that each light emitting diode chip electrically contacts selected electrical vias; thinning or removing the substrates of the flip-chip bonded light emitting diode chips; and after the thinning, disposing a phosphor over the flip chip bonded light emitting diode chips.
    • 通过以下方法制造具有紧密占地面积和小垂直图像尺寸的表面贴装LED封装,其包括:形成各自具有基板的发光二极管芯片和被配置为响应于电激励发射电致发光的多个层; 在副安装座中形成电气通孔,所述电气通孔从所述副安装座的前侧穿过所述副安装座的后侧; 将发光二极管芯片的倒装芯片接合在子安装座的前侧,使得每个发光二极管芯片电接触所选择的电气通孔; 减薄或去除倒装芯片接合的发光二极管芯片的基板; 并且在变薄之后,在倒装芯片粘结的发光二极管芯片上设置荧光体。
    • 9. 发明授权
    • Wafer level package for very small footprint and low profile white LED devices
    • 晶圆级封装,占地面积小,白色LED器件低
    • US07718449B2
    • 2010-05-18
    • US11588551
    • 2006-10-27
    • Xiang GaoMichael Sackrison
    • Xiang GaoMichael Sackrison
    • H01L21/00
    • H01L33/0079H01L25/0753H01L33/505H01L2924/0002H01L2933/0041H01L2924/00
    • A surface mount LED package having a tight footprint and small vertical image size is fabricated by a method comprising: forming light emitting diode chips each having a substrate and a plurality of layers configured to emit electroluminescence responsive to electrical energizing; forming electrical vias in a sub mount, the electrical vias passing from a front side of the sub-mount to a back-side of the sub-mount; flip chip bonding the light emitting diode chips on the front-side of the sub mount such that each light emitting diode chip electrically contacts selected electrical vias; thinning or removing the substrates of the flip-chip bonded light emitting diode chips; and after the thinning, disposing a phosphor over the flip chip bonded light emitting diode chips.
    • 通过以下方法制造具有紧密占地面积和小垂直图像尺寸的表面贴装LED封装,其包括:形成各自具有基板的发光二极管芯片和被配置为响应于电激励发射电致发光的多个层; 在副安装座中形成电气通孔,所述电气通孔从所述副安装座的前侧穿过所述副安装座的后侧; 将发光二极管芯片的倒装芯片接合在子安装座的前侧,使得每个发光二极管芯片电接触所选择的电气通孔; 减薄或去除倒装芯片接合的发光二极管芯片的基板; 并且在变薄之后,在倒装芯片粘结的发光二极管芯片上设置荧光体。