会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Energy saving DC-DC converter circuit
    • 节能型DC-DC转换电路
    • US4336582A
    • 1982-06-22
    • US132166
    • 1980-03-20
    • William C. BrantleyJohn E. Edington
    • William C. BrantleyJohn E. Edington
    • H02M3/335H02M3/22
    • H02M3/33523
    • An energy saving DC-DC converter circuit is disclosed having two energy efficient means which operate in tandem, an energy conserving means (30, 8, 1) and a voltage doubling means (26). These energy efficient means are applied in combination with elements commonly found in DC-DC converter circuits, namely an AC voltage generator (2), a transformer (3) for stepping up the generated AC voltage, and means (31) for storing the converted DC voltage. The energy conserving means is connected to the DC voltage storage means (31). It comprises a resettable inhibit circuit (1) which cuts off the provision of DC voltage for conversion for a predetermined interval when the output of the converter exceeds a predetermined level. The voltage doubling means is reponsive to outputs of the inhibit circuit (1) of the energy conserving means and the AC voltage generator (2). It provides a phase inverted waveform of the generated AC voltage on one of two leads to the AC voltage step-up transformer (3).
    • 公开了一种节能DC-DC转换器电路,其具有串联工作的两个节能装置,节能装置(30,8,1)和电压倍增装置(26)。 这些节能装置与DC-DC转换器电路中通常所发现的元件,即AC电压发生器(2),用于升高产生的AC电压的变压器(3)以及用于存储转换器 直流电压。 节能装置连接到直流电压存储装置(31)。 它包括一个可复位禁止电路(1),当可变转换器的输出超过预定电平时,该禁止电路(1)在预定间隔内切断用于转换的直流电压。 电压倍增装置对节能装置和交流电压发生器(2)的禁止电路(1)的输出进行再生。 它在两个引线之一上的交流电压升压变压器(3)上提供产生的交流电压的相位反转波形。
    • 2. 发明授权
    • Processor surrogate for use in multiprocessor systems and multiprocessor system using same
    • 处理器替代用于多处理器系统和使用相同的多处理器系统
    • US07171499B2
    • 2007-01-30
    • US10683859
    • 2003-10-10
    • Brent KelleyWilliam C. Brantley
    • Brent KelleyWilliam C. Brantley
    • G06F13/40G06F13/00G06F15/80G06F13/36
    • G06F13/4027
    • A processor surrogate (320/520) is adapted for use in a processing node (S1) of a multiprocessor data processing system (300/500) having a plurality of processing nodes (P0, S1) coupled together and to a plurality of input/output devices (330, 340, 350/530, 540, 550, 560) using corresponding communication links. The processor surrogate (320/520) includes a first port (372, 374/620, 622) comprising a first set of integrated circuit terminals adapted to be coupled to a first external communication link (370/590) for coupling (P0) of the plurality of processing nodes (310, 320/510, 520), a second port (382, 384/630, 632) comprising a second set of integrated circuit terminals adapted to be coupled to a second external communication link (380/592) for coupling to one (350/550) of the plurality of input/output devices (330, 340, 350/530, 540, 550, 560), and an interconnection circuit (390, 392/608, 612, 614) coupled between the first port (372, 374/620, 622) and the second port (382, 384/630, 632).
    • 处理器替代(320/520)适用于具有耦合在一起的多个处理节点(P 0,S 1)的多处理器数据处理系统(300/500)的处理节点(S1)和多个 的输入/输出设备(330,340,350 / 530,540,550,560)。 处理器替代(320/520)包括第一端口(372,374 / 620,622),包括适于耦合到第一外部通信链路(370/590)的第一组集成电路端子,用于耦合(P 0) ,所述多个处理节点(310,320 / 510,520)中的第二端口(382,384 / 630,632)包括适于耦合到第二外部通信链路的第二组集成电路终端(380/592 ),用于耦合到所述多个输入/输出装置(330,340,350,530,540,550,560)中的一个(350/550),以及互连电路(390,392 / 608,812,614) 在第一端口(372,374/620,622)和第二端口(382,384 / 630,632)之间。