会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • INTEGRATED CIRCUIT DEVICE AND METHOD THEREFOR
    • 集成电路设备及其方法
    • US20160011259A1
    • 2016-01-14
    • US14330544
    • 2014-07-14
    • VLADIMIR LITOVCHENKOHEIKO AHRENSANDREAS ROLAND STAHL
    • VLADIMIR LITOVCHENKOHEIKO AHRENSANDREAS ROLAND STAHL
    • G01R31/3177G01R31/317
    • G01R31/3187G01R31/31721G01R31/31727
    • An integrated circuit device comprising at least one self-test component arranged to execute self-testing within at least one self-test structure during a self-test execution phase of the IC device, and at least one clock control component arranged to provide at least one clock signal to the at least one self-test component at least during the self-test execution phase of the IC device. The at least one clock control component is further arranged to receive at least one indication of at least one power dissipation parameter for at least a part of the IC device, and modulate the at least one clock signal provided to the at least one self-test component based at least partly on the received at least one power dissipation parameter for at least a part of the IC device.
    • 一种集成电路装置,包括至少一个自检部件,被布置成在IC器件的自检执行阶段期间在至少一个自检结构内执行自检,以及至少一个时钟控制部件,被布置成至少提供 至少在IC器件的自检执行阶段期间至少一个自检部件的一个时钟信号。 所述至少一个时钟控制部件还被布置成接收至少一个IC器件的至少一部分功率耗散参数的指示,并且调制提供给所述至少一个自检的至少一个时钟信号 至少部分地基于所述IC器件的至少一部分的所接收的至少一个功耗参数。