专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4811128A Digital signal recording and reproducing apparatus having rotary magnetic heads 失效
标题翻译：具有旋转磁头的数字信号记录和再现装置
公开(公告)号：US4811128A
公开(公告)日：1989-03-07
申请号：US10498
申请日：1987-02-03
申请人： Tsuyoshi Ono , Yasuhiro Yamada , Kazuo Hikawa , Atsushi Hayami , Yasuo Inoue , Fumiaki Ono
发明人： Tsuyoshi Ono , Yasuhiro Yamada , Kazuo Hikawa , Atsushi Hayami , Yasuo Inoue , Fumiaki Ono
IPC分类号： G11B15/18 , G11B15/467 , G11B27/00 , G11B27/10 , G11B27/30 , H03L7/10 , G11B15/46 , G11B19/28
CPC分类号： G11B15/1875 , G11B15/467 , G11B27/005 , G11B27/107 , G11B27/3063 , H03L7/10
摘要： A digital signal recording and reproducing apparatus comprises rotary magnetic heads for recording and reproducing digital signals on and from a magnetic tape, where the digital signals include a digitally modulated information signal and a specific signal which is in a frequency region different from that of the digitally modulated information signal, a circuit for frequency-selecting the specific signal from the reproduced digital signals, a circuit for measuring a period of the specific signal which is frequency-selected, a circuit for calculating a rate of change of a transmission rate of the reproduced digital signals from the measured period of the specific signal and for detecting a relative linear velocity between the rotary magnetic head and the magnetic tape.
摘要翻译：数字信号记录和再现装置包括用于在磁带上记录和再现数字信号的旋转磁头，其中数字信号包括数字调制信息信号和与数字信号信号不同的频率区域中的特定信号调制信息信号，用于从再现的数字信号中频率选择特定信号的电路，用于测量频率选择的特定信号的周期的电路，用于计算再现的特定信号的传输速率的变化率的电路来自特定信号的测量周期的数字信号和用于检测旋转磁头与磁带之间的相对线速度。

2. 发明授权

US4870647A Digital signal demodulator 失效
标题翻译：数字信号解调器
公开(公告)号：US4870647A
公开(公告)日：1989-09-26
申请号：US103221
申请日：1987-10-01
申请人： Kazuo Hikawa , Yasuo Inoue
发明人： Kazuo Hikawa , Yasuo Inoue
IPC分类号： H03K5/00 , G11B20/10 , G11B20/18
CPC分类号： G11B20/10527 , G11B20/1813
摘要： A digital signal demodulator is provided for demodulating a reproduced recorded modulated digital signal which includes a parity code. The recorded modulated digital signal has a data code format which may include both valid used data codes and unused redundant phantom codes as a result of an industry standard code format conversion. The digital signal demodulator includes a redundant portion detection circuit which detects whether unused redundant phantom codes are present in the reproduced modulated digital signal data, a demodulating circuit which demodulates the reproduced modulated digital signal, an error detection circuit which effects an error detection using a parity code in the demodulated digital signal to detect erroneous data in the demodulated signal, and a judgment circuit which, when unused redundant phantom codes are detected in the modulated digital signal data, judges the corresponding demodulated digital signal data to be erroneous irrespective of the result of the parity code error detection operation.
摘要翻译：提供数字信号解调器用于解调包括奇偶校验码的重放记录调制数字信号。记录的调制数字信号具有作为行业标准码格式转换的结果的数据码格式，其可以包括有效使用的数据码和未使用的冗余幻像码。数字信号解调器包括：冗余部分检测电路，其检测再现的调制数字信号数据中是否存在未使用的冗余幻像码;解调再现的调制数字信号的解调电路;使用奇偶校验的误差检测电路解调数字信号中的代码，以检测解调信号中的错误数据;以及判断电路，当在调制数字信号数据中检测到未使用的冗余幻影代码时，判断相应的解调数字信号数据是错误的，而不管其结果如何奇偶校验码错误检测操作。

3. 发明授权

US4809275A Parity signal generating circuit 失效
标题翻译：奇偶校验信号发生电路
公开(公告)号：US4809275A
公开(公告)日：1989-02-28
申请号：US5744
申请日：1987-01-21
申请人： Yasuo Inoue , Yasuhiro Yamada
发明人： Yasuo Inoue , Yasuhiro Yamada
IPC分类号： H03M13/00 , H03M13/15 , G06F11/10
CPC分类号： H03M13/15
摘要： A parity generating circuit comprises first and second dividing circuits and an output circuit. Each element of a row matrix W.sub.0 ' described by W.sub.0 '=[D.sub.1, D.sub.2, . . . , D.sub.i, O, . . . O, D.sub.j, . . . , D.sub.n ] in which (n-k) m-bit parities P.sub.i+1 through P.sub.j-1 of a row matrix W.sub.0 described by W.sub.0 =[D.sub.1, D.sub.2, . . . , D.sub.i, P.sub.i+1, . . . , P.sub.j-1, D.sub.j, . . . , D.sub.n ] and describing a Reed Solomon code are zero vectors is applied to an input terminal and is supplied to the first dividing circuit wherein dividing steps are carried out, where D.sub.1 through D.sub.i and D.sub.j through D.sub.n denote k m-bit data and n-k=j-i-1, 2.sup.m -1.gtoreq.n and n>j>i. The second dividing circuit uses divided results from the first dividing circuit as initial values and carries out dividing steps with the input elements made "0". The output circuit outputs (n-k) divided results from the second dividing circuit as the parities P.sub.i+1 through P.sub.-1.
摘要翻译：奇偶产生电路包括第一和第二除法电路和输出电路。由W0'= [D1，D2，...]描述的行矩阵W0'的每个元素。。。，Di，O，。。。 O，Dj，。。，Dn]，其中由W0 = [D1，D2，...]描述的行矩阵W0的（n-k）个m比特奇偶校验Pi + 1到Pj-1。。。，Di，Pi + 1，。。。，Pj-1，Dj，。。。，Dn]和描述里德所罗门码是零向量被施加到输入端并被提供给第一分频电路，其中执行划分步骤，其中D1至Di和Dj至Dn表示k m位数据，并且nk = ji-1，2m-1> / = n和n> j> i。第二分频电路使用来自第一分频电路的分频结果作为初始值，并执行输入元件为“0”的分频步长。输出电路输出（n-k）个分频电路作为奇偶校验点Pi + 1〜P-1的结果。

4. 发明授权

US4835629A Code error correcting circuit 失效
标题翻译：代码纠错电路
公开(公告)号：US4835629A
公开(公告)日：1989-05-30
申请号：US105525
申请日：1987-09-29
申请人： Shoji Ueno , Yasuhiro Yamada , Yasuo Inoue
发明人： Shoji Ueno , Yasuhiro Yamada , Yasuo Inoue
IPC分类号： H03M13/00 , G11B20/18
CPC分类号： G11B20/1809
摘要： In a rotary-head digital audio tape system, a reproduced digital signal contains audio data, parities P for the audio data, and parities Q for the parities P and the audio data. The reproduced digital signal is sequentially written in a memory. A code error correction circuit reads the digital signal from the memory and performs code error correction of the digital signal by use of the parities P and Q. The code error correction circuit includes a device for, during the code error correction using the parities P, reading the whole of the written digital signal from the memory. The code error correction circuit includes a device for, during code error correction using the parities Q, reading only the audio data and the parities Q corresponding to the audio data from the memory.
摘要翻译：在旋转头数字音频磁带系统中，再现的数字信号包含音频数据，用于音频数据的奇偶校验P，以及用于奇偶校验P和音频数据的奇偶校验Q。再现的数字信号顺序写入存储器。代码纠错电路从存储器读取数字信号，并通过奇偶校验P和Q执行数字信号的码错误校正。代码纠错电路包括一个装置，用于在使用奇偶校验P的代码纠错期间，从内存读取整个写入的数字信号。代码纠错电路包括用于在使用奇偶校验Q的代码纠错期间仅读取来自存储器的音频数据和对应于音频数据的奇偶校验Q的装置。

5. 发明申请

US20130330563A1 MODIFIED SILICONE COMPOUND, AND THERMOSETTING RESIN COMPOSITION, PREPREG, LAMINATE PLATE AND PRINTED WIRING BOARD USING SAME 审中-公开
标题翻译：改性硅酮化合物和热固性树脂组合物，PREPREG，层压板和印刷线路板
公开(公告)号：US20130330563A1
公开(公告)日：2013-12-12
申请号：US13980385
申请日：2012-01-17
申请人： Tomohiko Kotake , Masato Miyatake , Shunsuke Nagai , Shintaro Hashimoto , Yasuo Inoue , Shin Takanezawa , Hikari Murai
发明人： Tomohiko Kotake , Masato Miyatake , Shunsuke Nagai , Shintaro Hashimoto , Yasuo Inoue , Shin Takanezawa , Hikari Murai
IPC分类号： C08K5/544 , C09D163/00
CPC分类号： C08K5/544 , C08G73/0273 , C08G73/125 , C08G77/388 , C08J5/24 , C08J2379/08 , C08L63/00 , C08L79/085 , C08L83/08 , C09D163/00 , C09D183/08 , H05K1/0346 , H05K3/389 , H05K2201/0162 , Y10T428/31663
摘要： There are provided a modified silicone compound prepared by reacting: (A) a siloxane diamine represented by the general formula (1); (B) a maleimide compound with at least two N-substituted maleimide groups in the molecular structure; and (C) an amine compound with an acidic substituent; and also provided a thermosetting resin composition, a prepreg, a laminated plate, and a printed wiring board that are formed by using this compound. The multi-layered printed wiring board produced by using the laminated plate formed by using the prepreg obtained from the modified silicone compound and the thermosetting resin composition of the present invention through laminate molding has an excellent glass transition temperature, coefficient of thermal expansion, copper foil adhesion, hygroscopicity, hygroscopic solder heat resistance, and copper-stuck solder heat resistance. Therefore, the multi-layered printed wiring board is useful as a highly integrated semiconductor package and a printed wiring board for an electronic device.
摘要翻译：提供了通过使（A）由通式（1）表示的硅氧烷二胺反应制备的改性硅氧烷化合物。（B）分子结构中具有至少两个N-取代的马来酰亚胺基团的马来酰亚胺化合物; 和（C）具有酸性取代基的胺化合物; 并且还提供通过使用该化合物形成的热固性树脂组合物，预浸料，层压板和印刷线路板。通过使用通过使用由改性硅酮化合物获得的预浸料和通过层压成型的本发明的热固性树脂组合物形成的层压板制造的多层印刷线路板具有优异的玻璃化转变温度，热膨胀系数，铜箔粘附性，吸湿性，吸湿性焊料耐热性和铜焊接耐热性。因此，多层印刷布线板可用作高度集成的半导体封装和用于电子器件的印刷线路板。

6. 发明申请

US20120033042A1 IMAGE DISPLAY DEVICE, IMAGE DISPLAY OBSERVING SYSTEM, IMAGE DISPLAY METHOD, AND PROGRAM 审中-公开
标题翻译：图像显示装置，图像显示观察系统，图像显示方法和程序
公开(公告)号：US20120033042A1
公开(公告)日：2012-02-09
申请号：US13264778
申请日：2010-06-01
申请人： Hideto Mori , Yasuo Inoue
发明人： Hideto Mori , Yasuo Inoue
IPC分类号： H04N7/01 , H04N13/00
CPC分类号： G09G5/00 , G09G2320/0238 , G09G2340/0435 , H04N7/0127 , H04N7/0132 , H04N13/139 , H04N13/341 , H04N13/398
摘要： Provided is an image display device including a high frame rate signal generating unit that increases a frame rate of an input video signal, a frame rate adjusting unit that adjusts a frame rate by synthesizing a black image at intervals of a predetermined frame on a high frame rate signal output from the high frame rate signal generating unit, and a display panel that displays a video based on a video signal output from the frame rate adjusting unit.
摘要翻译：提供了一种图像显示装置，包括：提高输入视频信号的帧速率的高帧率信号生成单元;帧率调整单元，其通过以高帧的预定帧的间隔合成黑色图像来调整帧速率从高速率信号发生单元输出的速率信号;以及显示面板，其基于从帧速率调整单元输出的视频信号显示视频。

7. 发明申请

US20120002106A1 IMAGE DISPLAY DEVICE, IMAGE DISPLAY METHOD, AND PROGRAM 有权
标题翻译：图像显示装置，图像显示方法和程序
公开(公告)号：US20120002106A1
公开(公告)日：2012-01-05
申请号：US13256972
申请日：2010-06-01
申请人： Hideto Mori , Yasuo Inoue
发明人： Hideto Mori , Yasuo Inoue
IPC分类号： H04N7/01
CPC分类号： H04N7/0127 , G09G5/00 , G09G2310/063 , G09G2320/0247 , G09G2320/0252 , G09G2320/0257 , G09G2340/0435 , H04N7/0132
摘要： Provided is an image display device including a high frame rate signal generating unit (20) that increases a frame rate of an input video signal, a frame rate adjusting unit (30) that adjusts a frame rate by setting a non-emission frame at a predetermined cycle on a high frame rate video signal output from the high frame rate signal generating unit (20), and a display panel (40) that displays a video based on a video signal output from the frame rate adjusting unit (30).
摘要翻译：提供了一种图像显示装置，其包括增加输入视频信号的帧速率的高帧率信号生成单元（20），帧速率调整单元（30），其通过将非发射帧设置为从高帧率信号发生单元（20）输出的高帧率视频信号上的预定周期，以及基于从帧率调整单元（30）输出的视频信号显示视频的显示面板（40）。

8. 发明申请

US20110050666A1 DISPLAY DEVICE, PICTURE SIGNAL PROCESSING METHOD, AND PROGRAM 有权
标题翻译：显示设备，图像信号处理方法和程序
公开(公告)号：US20110050666A1
公开(公告)日：2011-03-03
申请号：US12599883
申请日：2008-05-19
申请人： Yasuo Inoue , Yoshihiro Kosugi , Ken Kikuchi , Takeya Meguro , Hideto Mori , Toyo Osumi
发明人： Yasuo Inoue , Yoshihiro Kosugi , Ken Kikuchi , Takeya Meguro , Hideto Mori , Toyo Osumi
IPC分类号： G09G3/30 , G06F3/038
CPC分类号： G09G3/3266 , G09G3/2014 , G09G3/30 , G09G3/3233 , G09G2300/0861 , G09G2300/0866 , G09G2320/043 , G09G2320/0626 , G09G2330/02 , G09G2330/025 , G09G2330/04 , G09G2360/16
摘要： There is provided a display device including a display unit having pixels, each of which includes a luminescence element that individually becomes luminous depending on a current amount and a pixel circuit for controlling a current applied to the luminescence element according to a voltage signal, where the pixels are arranged in a matrix pattern. The display device includes an average luminance calculator (200) for calculating average luminance for a predetermined period of the input picture signal, and also includes a luminous time setter (202) for setting an effective duty depending on the calculated average luminance by the average luminance calculator (200), the effective duty regulating for each one frame a luminous time for which the luminescence element is luminous. The luminous time setter (202) sets the effective duty such that a luminescence amount regulated by a preset reference duty and possible maximum luminance of a picture signal.
摘要翻译：提供一种显示装置，包括具有像素的显示单元，每个显示单元包括根据电流量单独变亮的发光元件和用于根据电压信号控制施加到发光元件的电流的像素电路，其中像素以矩阵图案排列。显示装置包括用于计算输入图像信号的预定周期的平均亮度的平均亮度计算器（200），并且还包括发光时间设定器（202），用于根据所计算的平均亮度设置有效占空比平均亮度计算器（200），每一帧的有效负载调节发光元件发光的发光时间。发光时间设定器（202）设置有效占空比，使得由预设参考占空比调节的发光量和图像信号的可能的最大亮度。

9. 发明申请

US20100134535A1 DISPLAY DEVICE, DISPLAY DEVICE DRIVE METHOD, AND COMPUTER PROGRAM 有权
标题翻译：显示设备，显示设备驱动方法和计算机程序
公开(公告)号：US20100134535A1
公开(公告)日：2010-06-03
申请号：US12598929
申请日：2008-05-15
申请人： Hidehiko Shidara , Ken Kikuchi , Yasuo Inoue , Massahiro Ito , Hideto Mori
发明人： Hidehiko Shidara , Ken Kikuchi , Yasuo Inoue , Massahiro Ito , Hideto Mori
IPC分类号： G09G5/10 , H04N5/14
CPC分类号： G09G3/20 , G09G3/3208 , G09G2320/043 , G09G2320/046 , G09G2320/0666 , G09G2320/0686 , G09G2320/103 , G09G2340/16 , G09G2360/16
摘要： A display device is provided which includes: a still image detection unit (122) which inputs video signals having linear characteristic and calculates an average value of signal levels of the video signals having linear characteristic per pixel; a storage unit (150) which successively stores the average values calculated by the still image detection unit (122); a still image judging unit (162) which judges whether a still image is displayed on a present screen based on a difference between the average value stored in the storage unit (150) and the last average value; a coefficient calculation unit (164) which calculates coefficients for reducing luminance of an image to be displayed when the still image judging unit (162) has judged that a still image is displayed on the present screen; and a signal level correction unit (128) which multiplies the video signals by the coefficients calculated by the coefficient calculation unit (164).
摘要翻译：提供了一种显示装置，包括：静态图像检测单元，其输入具有线性特征的视频信号，并计算每像素具有线性特征的视频信号的信号电平的平均值; 存储单元，其连续地存储由所述静止图像检测单元计算出的平均值; 基于存储在所述存储单元（150）中的平均值与所述最后平均值之间的差异，判断在当前屏幕上是否显示静止图像的静止图像判断单元（162）系数计算单元（164），当所述静止图像判断单元（162）判断为在当前屏幕上显示静止图像时，计算用于降低要显示的图像的亮度的系数; 以及信号电平校正单元（128），其将视频信号乘以由系数计算单元（164）计算的系数。

10. 发明申请

US20100123740A1 DISPLAY ADJUSTING CIRCUIT FOR ORGANIC ELECTROLUMINESCENCE PANEL, DISPLAY ADJUSTING CIRCUIT, AND DISPLAY DEVICE 审中-公开
标题翻译：用于有机电致发光面板，显示调节电路和显示装置的显示调节电路
公开(公告)号：US20100123740A1
公开(公告)日：2010-05-20
申请号：US12532843
申请日：2008-04-24
申请人： Yasuo Inoue , Masahiro Ito
发明人： Yasuo Inoue , Masahiro Ito
IPC分类号： G09G5/10 , G09G3/30
CPC分类号： G09G3/3208 , G09G3/2044 , G09G2320/0276 , G09G2320/046 , G09G2320/048 , G09G2320/0666 , G09G2320/0673 , G09G2360/16
摘要： There is provided a display adjusting circuit for performing adjustment for display on a video signal to be supplied to an organic electroluminescence panel, the display adjusting circuit of the organic electroluminescence panel, comprising a linear gamma circuit where a video signal on which a predetermined gamma adjustment has been performed is supplied to be converted into a video signal with a linear gamma characteristic by cancelling the gamma adjustment of the supplied video signal and to be output, an adjusting circuit to which the video signal output from the linear gamma circuit is supplied, and a panel gamma circuit where the video signal output from the adjusting circuit is supplied to be converted into a video signal with a gamma characteristic corresponding to a gamma characteristic of the organic electroluminescence panel and to be output, the adjusting circuit including a detecting unit for detecting a driving state or a driving history of the organic electroluminescence panel from the supplied video signal, an adjusting unit for performing adjustment on the video signal supplied to the organic electroluminescence panel by a detecting output of the detecting unit.
摘要翻译：提供了一种显示调整电路，用于对要提供给有机电致发光面板的视频信号进行显示调整，该有机电致发光面板的显示调整电路包括线性γ电路，其中，在其上具有预定伽马调整被提供以通过消除所提供的视频信号的伽马调整并被输出而被转换成具有线性伽马特性的视频信号，输出从线性伽马电路输出的视频信号的调节电路，以及面板伽马电路，其中从调节电路输出的视频信号被提供以转换成具有与有机电致发光面板的伽马特性对应的伽马特性的视频信号并输出，该调整电路包括检测单元有机电致发光的驱动状态或驾驶历史面板，用于通过检测单元的检测输出对提供给有机电致发光面板的视频信号进行调整的调整单元。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式