专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4887083A Bipolar with eight-zeros substitution and bipolar with six-zeros substitution coding circuit 失效
标题翻译：具有八个零代替的双极性和具有六个零代替编码电路的双极性
公开(公告)号：US4887083A
公开(公告)日：1989-12-12
申请号：US167235
申请日：1988-03-11
申请人： Toru Kosugi , Takahiro Furukawa , Hirohisa Miyaou
发明人： Toru Kosugi , Takahiro Furukawa , Hirohisa Miyaou
IPC分类号： H03M5/16 , H04L25/49
CPC分类号： H04L25/4925
摘要： A B8ZS.B6ZS coding circuit commonly used for a B8ZS coding or a B6ZS coding, generating a B8ZS violation signal or a B6ZS violation signal at a same start timing, and formed by a smaller circuit. The B8ZS.B6ZS coding circuit includes a first eight-bit shift register, receiving the input unipolar signal and shifting the same in response to a clock signal, the last two flip-flops in the shift register being reset under the B6ZS mode, a first gate outputting a first consecutive zero detection signal when all flip-flops in the first shift register are reset, a second seven-bit shift register, the last two flip-flops in the shift register being reset under the B6ZS mode, a second gate outputting a second consecutive zero detection signal when all flip-flops in the second shift register are reset, a third gate outputting an exclusive OR signal of the first and the second consecutive zeros detection signals, an inverter and outputting an inverted signal of the output from the third gate, a fourth gate receiving outputs from a sixth flip-flop in the first shift register, first, second, fourth and fifth flip-flops in the second shift register, and outputting a first original coded signal, and a fifth gate receiving outputs from the sixth flip-flop in the first shift register, the inverter, and the first, fourth and fifth flip-flops in the second shift register, and outputting a second original coded signal.

2. 发明授权

US4841524A Digital data multiple conversion system for converting data having a frequency to data having another frequency by a digital stuffing method 失效
标题翻译：数字数据多重转换系统，用于通过数字填充方法将具有频率的数据转换为具有另一频率的数据
公开(公告)号：US4841524A
公开(公告)日：1989-06-20
申请号：US169217
申请日：1988-03-16
申请人： Hirohisa Miyaou , Takahiro Furukawa , Toru Kosugi
发明人： Hirohisa Miyaou , Takahiro Furukawa , Toru Kosugi
IPC分类号： H04J3/07 , H04L7/00
CPC分类号： H04J3/073
摘要： A digital data multiple conversion system which can be used in a digital data communication network and recover lost clock pulses. The system includes a memory unit storing input data having N bits, a first frequency divider frequency-dividing an input clock having a first frequency at N to output a first frequency-divided signal, a first pulse width expansion circuit connected to receive m frequency divided pulses from the first frequency divider, where m indicates the number of lost pulses of the input clock plus one receiving the input clock, and outputting a first pulse width expanded signal of the input clock having an m+1 pulse width, a circuit outputting a read clock having a second frequency near to the the first frequency and stuffing the read clock, a second frequency divider frequency-dividing the read clock at N to output a second frequency-divided signal, a second pulse width expansion circuit connected to receive n frequency divided pulses from the second frequency divider, where n indicates the number of lost pulses of the read clock plus one, receiving the read clock, and outputting a second width expanded signal of the read clock having an n+1 pulse width; a phase detector outputting a phase detection signal when the phases of both pulse width expanded signals coincide, and a stuffing request circuit outputting a stuffing request signal to the stuffing circuit. The stuffing circuit stuffs the read clock in response to the stuffing request signal.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式