专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5229314A Method of manufacturing field effect transistor having a multilayer interconnection layer therein with tapered sidewall insulation 失效
标题翻译：具有其中具有锥形侧壁绝缘体的多层互连层的场效应晶体管的方法
公开(公告)号：US5229314A
公开(公告)日：1993-07-20
申请号：US925153
申请日：1992-08-06
申请人： Tomonori Okudaira , Hideaki Arima , Makoto Ohi , Kaoru Motonami , Yasushi Matsui
发明人： Tomonori Okudaira , Hideaki Arima , Makoto Ohi , Kaoru Motonami , Yasushi Matsui
IPC分类号： H01L27/108 , H01L29/417 , H01L29/78
CPC分类号： H01L29/41775 , H01L27/10817 , H01L29/7831
摘要： A field effect transistor and a method of manufacturing thereof are disclosed that is not reduced in the characteristic of withstanding voltage between multilayer interconnection layers even when scaled to a higher integration. This field effect transistor includes side walls 21a formed on both sides of a bit line 15 so that the bottom side end contacts the upper surface of side walls 20a of gate electrodes 4b and 4c. The thickness of an insulating film interposed between gate electrodes 4b and 4c and a base portion 11a forming a low electrode 11 of a capacitor is not reduced. The characteristic of withstanding voltage is not deteriorated between multilayer interconnection layers even when scaled to higher integration.
摘要翻译：公开了一种场效应晶体管及其制造方法，即使在缩小到更高的集成度时，也不会降低多层互连层之间的耐电压特性。该场效应晶体管包括形成在位线15两侧的侧壁21a，使得底侧端接触栅电极4b和4c的侧壁20a的上表面。插入在栅电极4b和4c之间的绝缘膜的厚度和形成电容器的低电极11的基部11a的厚度不降低。即使缩放到更高的集成度，耐压电压的特性也不会在多层互连层之间劣化。

2. 发明授权

US5157469A Field effect transistor having a multilayer interconnection layer therein with tapered sidewall insulators 失效
标题翻译：具有锥形绝缘子的多层互连层的场效应晶体管
公开(公告)号：US5157469A
公开(公告)日：1992-10-20
申请号：US685398
申请日：1991-04-16
申请人： Tomonori Okudaira , Hideaki Arima , Makoto Ohi , Kaoru Motonami , Yasushi Matsui
发明人： Tomonori Okudaira , Hideaki Arima , Makoto Ohi , Kaoru Motonami , Yasushi Matsui
IPC分类号： H01L21/8242 , H01L27/10 , H01L27/108 , H01L29/417 , H01L29/78
CPC分类号： H01L29/41775 , H01L27/10817 , H01L29/7831 , Y10S257/90
摘要： A field effect transistor and a method of manufacturing thereof are disclosed that is not reduced in the characteristic of withstanding voltage between multilayer interconnection layers even when scaled to a higher integration. This field effect transistor includes side walls 21a formed on both sides of a bit line 15 so that the bottom side end contacts the upper surface of side walls 20a of gate electrodes 4b and 4c. The thickness of an insulating film interposed between gate electrodes 4b and 4c and a base portion 11a forming a low electrode 11 of a capacitor is not reduced. The characteristic of withstanding voltage is not deteriorated between multilayer interconnection layers even when scaled to higher integration.
摘要翻译：公开了一种场效应晶体管及其制造方法，即使在缩小到更高的集成度时，也不会降低多层互连层之间的耐电压特性。该场效应晶体管包括形成在位线15两侧的侧壁21a，使得底侧端接触栅电极4b和4c的侧壁20a的上表面。插入在栅电极4b和4c之间的绝缘膜的厚度和形成电容器的低电极11的基部11a的厚度不降低。即使缩放到更高的集成度，耐压电压的特性也不会在多层互连层之间劣化。

3. 发明授权

US5672533A Field effect transistor having impurity regions of different depths and manufacturing method thereof 失效
标题翻译：具有不同深度的杂质区域的场效应晶体管及其制造方法
公开(公告)号：US5672533A
公开(公告)日：1997-09-30
申请号：US555414
申请日：1995-11-09
申请人： Hideaki Arima , Makoto Ohi , Natsuo Ajika , Atsushi Hachisuka , Tomonori Okudaira
发明人： Hideaki Arima , Makoto Ohi , Natsuo Ajika , Atsushi Hachisuka , Tomonori Okudaira
IPC分类号： H01L21/8242 , H01L29/68 , H01L29/76 , H01L29/78 , H01L29/92 , H01L31/062 , H01L31/113 , H01L31/119
CPC分类号： H01L29/7835 , H01L27/1085 , H01L27/10891 , H01L27/10894 , H01L29/66659
摘要： Disclosed is a semiconductor memory device in which defects in crystal in a junction region between a capacitor and a source/drain region, and a short channel effect of a transistor can be effectively reduced. The semiconductor memory device includes, on the side of a gate electrode at which the capacitor is connected, a sidewall formed to have a width larger than that of a sidewall on the side of a bit line, and a source/drain region to which the capacitor is connected and which is formed to have a diffusion depth larger than that of the opposite source/drain region. Therefore, the source/drain region effectively prevents defects in crystal from being produced in the junction region between the capacitor and the source/drain region connected to the capacitor and the sidewall effectively reduces the short channel effect.
摘要翻译：公开了一种半导体存储器件，其中可以有效地减少电容器和源极/漏极区域之间的结区中的晶体缺陷和晶体管的短沟道效应。半导体存储器件包括在电容器连接的栅电极侧，形成为具有比位线侧的侧壁宽度大的侧壁以及源极/漏极区，电容器被连接并且被形成为具有比相对的源极/漏极区的扩散深度更大的扩散深度。因此，源极/漏极区域有效地防止在电容器和连接到电容器的源极/漏极区域之间的结区域中产生晶体缺陷，并且侧壁有效地降低了短沟道效应。

4. 发明授权

US5489791A Field effect transistor having impurity regions of different depths and manufacturing method thereof 失效
标题翻译：具有不同深度的杂质区域的场效应晶体管及其制造方法
公开(公告)号：US5489791A
公开(公告)日：1996-02-06
申请号：US100950
申请日：1993-08-03
申请人： Hideaki Arima , Makoto Ohi , Natsuo Ajika , Atsushi Hachisuka , Tomonori Okudaira
发明人： Hideaki Arima , Makoto Ohi , Natsuo Ajika , Atsushi Hachisuka , Tomonori Okudaira
IPC分类号： H01L21/8242 , H01L29/68 , H01L29/76 , H01L29/78 , H01L29/92 , H01L31/062 , H01L31/113 , H01L31/119
CPC分类号： H01L29/7835 , H01L27/1085 , H01L27/10891 , H01L27/10894 , H01L29/66659
摘要： Disclosed is a semiconductor memory device in which defects in crystal in a junction region between a capacitor and a source/drain region, and a short channel effect of a transistor can be effectively reduced. The semiconductor memory device includes, on the side of a gate electrode at which the capacitor is connected, a sidewall formed to have a width larger than that of a sidewall on the side of a bit line, and a source/drain region to which the capacitor is connected and which is formed to have a diffusion depth larger than that of the opposite source/drain region. Therefore, the source/drain region effectively prevents defects in crystal from being produced in the junction region between the capacitor and the source/drain region connected to the capacitor and the sidewall effectively reduces the short channel effect.
摘要翻译：公开了一种半导体存储器件，其中可以有效地减少电容器和源极/漏极区域之间的结区中的晶体缺陷和晶体管的短沟道效应。半导体存储器件包括在电容器连接的栅电极侧，形成为具有比位线侧的侧壁宽度大的侧壁以及源极/漏极区，电容器被连接并且被形成为具有比相对的源极/漏极区的扩散深度更大的扩散深度。因此，源极/漏极区域有效地防止在电容器和连接到电容器的源极/漏极区域之间的结区域中产生晶体缺陷，并且侧壁有效地降低了短沟道效应。

5. 发明授权

US5276344A Field effect transistor having impurity regions of different depths and manufacturing method thereof 失效
标题翻译：具有不同深度的杂质区域的场效应晶体管及其制造方法
公开(公告)号：US5276344A
公开(公告)日：1994-01-04
申请号：US13500
申请日：1993-02-02
申请人： Hideaki Arima , Makoto Ohi , Natsuo Ajika , Atsushi Hachisuka , Tomonori Okudaira
发明人： Hideaki Arima , Makoto Ohi , Natsuo Ajika , Atsushi Hachisuka , Tomonori Okudaira
IPC分类号： H01L21/8242 , H01L29/68 , H01L29/76 , H01L29/78 , H01L29/92 , H01L31/062 , H01L31/113 , H01L31/119
CPC分类号： H01L29/7835 , H01L27/1085 , H01L27/10891 , H01L27/10894 , H01L29/66659
摘要： Disclosed is a semiconductor memory device in which defects in crystal in a junction region between a capacitor and a source/drain region, and a short channel effect of a transistor can be effectively reduced. The semiconductor memory device includes, on the side of a gate electrode at which the capacitor is connected, a sidewall formed to have a width larger than that of a sidewall on the side of a bit line, and a source/drain region to which the capacitor is connected and which is formed to have a diffusion depth larger than that of the opposite source/drain region. Therefore, the source/drain region effectively prevents defects in crystal from being produced in the junction region between the capacitor and the source/drain region connected to the capacitor and the sidewall effectively reduces the short channel effect.
摘要翻译：公开了一种半导体存储器件，其中可以有效地减少电容器和源极/漏极区域之间的结区中的晶体缺陷和晶体管的短沟道效应。半导体存储器件包括在电容器连接的栅电极侧，形成为具有比位线侧的侧壁宽度大的侧壁以及源极/漏极区，电容器被连接并且被形成为具有比相对的源极/漏极区的扩散深度更大的扩散深度。因此，源极/漏极区域有效地防止在电容器和连接到电容器的源极/漏极区域之间的结区域中产生晶体缺陷，并且侧壁有效地降低了短沟道效应。

6. 发明授权

US5338699A Method of making a semiconductor integrated device having gate sidewall structure 失效
标题翻译：制造具有栅极侧壁结构的半导体集成器件的方法
公开(公告)号：US5338699A
公开(公告)日：1994-08-16
申请号：US10691
申请日：1993-01-29
申请人： Makoto Ohi , Hideaki Arima , Natsuo Ajika , Atsushi Hachisuka , Yasushi Matsui
发明人： Makoto Ohi , Hideaki Arima , Natsuo Ajika , Atsushi Hachisuka , Yasushi Matsui
IPC分类号： H01L27/04 , H01L21/768 , H01L21/822 , H01L21/8242 , H01L27/10 , H01L27/108 , H01L21/70 , H01L27/00
CPC分类号： H01L27/10852 , H01L21/76801 , H01L21/76834 , H01L27/10808 , Y10S257/90
摘要： A method of making a semiconductor device including a plurality of gate electrodes (6a, 6b, 6c, 6d) arranged on the surface of a semiconductor substrate (1) with insulating layers (5, 8) covering the top and the side walls of the gate electrodes. The spaces between the opposing side walls of adjacent gate electrodes on the surface of the element isolation region (2) are smaller than twice the thickness of the thinnest insulating layer (8) among the insulating layers of the side walls of the gate electrodes on the surface of the active regions. The space (14) between the gate electrodes on the element isolation region is filled with the insulating isolation layer (8) so that unevenness in the underlying portion on the element isolation region on which the conductive interconnection layer (10) to be formed is reduced, preventing thinning of the conductive interconnection layer and disconnection due to excessive etching of a resist film in patterning the conductive interconnection layer.
摘要翻译：一种制造半导体器件的方法，该半导体器件包括布置在半导体衬底（1）的表面上的多个栅电极（6a，6b，6c，6d），绝缘层（5,8）覆盖了顶部和侧壁栅电极。元件隔离区域（2）表面上的相邻栅电极的相对侧壁之间的间隔小于栅电极侧壁绝缘层中最薄绝缘层（8）的厚度的两倍活性区的表面。元件隔离区域上的栅电极之间的空间（14）填充有绝缘隔离层（8），使得要形成导电互连层（10）的元件隔离区域上的下面部分的不均匀性减小防止导电互连层变薄，并且在图案化导电互连层时由于抗蚀剂膜的过度蚀刻而导致的断开。

7. 发明授权

US5233212A Semiconductor device having gate electrode spacing dependent upon gate side wall insulating dimension 失效
标题翻译：具有栅极电极间距的半导体器件与栅极侧壁绝缘尺寸相关
公开(公告)号：US5233212A
公开(公告)日：1993-08-03
申请号：US692395
申请日：1991-04-25
申请人： Makoto Ohi , Hideaki Arima , Natsuo Ajika , Atsushi Hachisuka , Yasushi Matsui
发明人： Makoto Ohi , Hideaki Arima , Natsuo Ajika , Atsushi Hachisuka , Yasushi Matsui
IPC分类号： H01L27/04 , H01L21/768 , H01L21/822 , H01L21/8242 , H01L27/10 , H01L27/108
CPC分类号： H01L27/10852 , H01L21/76801 , H01L21/76834 , H01L27/10808 , Y10S257/90
摘要： A semiconductor device includes a plurality of gate electrodes (6a, 6b, 6c, 6d) arranged on the surface of a semiconductor substrate (1) with insulating layers (5, 8) covering the top and the side walls of the gate electrodes. The spaces between the opposing side walls of adjacent gate electrodes on the surface of the element isolation region (2) re smaller than twice the thickness of the thinnest insulating layer (8) among the insulating layers of the side walls of the gate electrodes on the surface of the active regions. The space (14) between the gate electrodes on the element isolation region is filled with the insulating isolation layer (8) so that unevenness in the underlying portion on the element isolation region on which the conductive interconnection layer (10) to be formed is reduced, preventing thinning of the conductive interconnection layer and disconnection due to excessive etching of a resin film in patterning the conductive interconnection layer.
摘要翻译：半导体器件包括布置在半导体衬底（1）的表面上的多个栅电极（6a，6b，6c，6d），绝缘层（5,8）覆盖了栅电极的顶部和侧壁。在元件隔离区域（2）的表面上的相邻栅电极的相对侧壁之间的间隔小于栅电极侧壁的绝缘层中最薄绝缘层（8）的厚度的两倍活性区的表面。元件隔离区域上的栅电极之间的空间（14）填充有绝缘隔离层（8），使得要形成导电互连层（10）的元件隔离区域上的下面部分的不均匀性减小防止导电互连层变薄，并且在图案化导电互连层时由于树脂膜的过度蚀刻而导致的断开。

8. 发明授权

US5523596A Semiconductor device having capacitor and manufacturing method therefor 失效
标题翻译：具有电容器的半导体器件及其制造方法
公开(公告)号：US5523596A
公开(公告)日：1996-06-04
申请号：US403614
申请日：1995-03-14
申请人： Makoto Ohi , Hideaki Arima , Natsuo Ajika
发明人： Makoto Ohi , Hideaki Arima , Natsuo Ajika
IPC分类号： H01L27/04 , H01L21/318 , H01L21/822 , H01L21/8242 , H01L27/10 , H01L27/108
CPC分类号： H01L27/10852 , H01L27/10808 , Y10S438/954
摘要： A capacitor includes a polycrystalline silicon layer 1 as a lower electrode layer, a dielectric layer 112, and a polycrystalline silicon layer 113 as an upper electrode layer. The dielectric layer 112 is formed by an oxynitride film 2, a silicon nitride film 3 and a top oxide film 4. A film thickness t.sub.3 of the top oxide film 4 is controlled to be less than 20 .ANG.. Capacitance of the capacitor can be increased while improving the duration of life of the dielectric layer, resulting in a highly reliable capacitor.
摘要翻译：电容器包括作为下电极层的多晶硅层1，电介质层112和作为上电极层的多晶硅层113。电介质层112由氧氮化物膜2，氮化硅膜3和顶部氧化物膜4形成。顶部氧化膜4的膜厚度t3被控制为小于20安培。可以增加电容器的电容，同时改善电介质层的寿命，导致高度可靠的电容器。

9. 发明授权

US5683929A Method of manufacturing a semiconductor device having a capacitor 失效
标题翻译：制造具有电容器的半导体器件的方法
公开(公告)号：US5683929A
公开(公告)日：1997-11-04
申请号：US467641
申请日：1995-06-06
申请人： Makoto Ohi , Hideaki Arima , Natsuo Ajika
发明人： Makoto Ohi , Hideaki Arima , Natsuo Ajika
IPC分类号： H01L27/04 , H01L21/318 , H01L21/822 , H01L21/8242 , H01L27/10 , H01L27/108 , H01L21/70 , H01L27/00
CPC分类号： H01L27/10852 , H01L27/10808 , Y10S438/954
摘要： A capacitor includes a polycrystalline silicon layer 1 as a lower electrode layer, a dielectric layer 112, and a polycrystalline silicon layer 113 as an upper electrode layer. The dielectric layer 112 is formed by an oxynitride film 2, a silicon nitride film 3 and a top oxide film 4. A film thickness t.sub.3 of the top oxide film 4 is controlled to be less than 20 .ANG.. Capacitance of the capacitor can be increased while improving the duration of life of the dielectric layer, resulting in a highly reliable capacitor.
摘要翻译：电容器包括作为下电极层的多晶硅层1，电介质层112和作为上电极层的多晶硅层113。电介质层112由氧氮化物膜2，氮化硅膜3和顶部氧化物膜4形成。顶部氧化膜4的膜厚度t3被控制为小于20安培。可以增加电容器的电容，同时改善电介质层的寿命，导致高度可靠的电容器。

10. 发明申请

US20090287406A1 Vehicle-Mounted Equipment 有权
标题翻译：车载设备
公开(公告)号：US20090287406A1
公开(公告)日：2009-11-19
申请号：US12085904
申请日：2006-12-05
申请人： Makoto Ohi
发明人： Makoto Ohi
IPC分类号： G01C21/36
CPC分类号： B60R16/0231 , G01C21/26
摘要： Vehicle-mounted equipment includes a storage unit 12 for storing data for a plurality of destinations, a vehicle-mounted network connecting unit 11 for receiving destination data indicating a destination via a vehicle-mounted network, a destination determining unit 21 for determining the destination on the basis of destination data received by the vehicle-mounted network connecting unit, and a data deleting unit 22 for deleting data other than data for the destination determined by the destination determining unit from the storage unit.
摘要翻译：车载设备包括用于存储多个目的地的数据的存储单元12，用于经由车载网络接收表示目的地的目的地数据的车载网络连接单元11，用于确定目的地的目的地确定单元21 由车载网络连接单元接收的目的地数据的基础;以及数据删除单元22，用于从存储单元删除由目的地确定单元确定的目的地的数据以外的数据。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式