会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明授权
    • System and method for detection and prevention of influx of airborne contaminants
    • 用于检测和防止空气污染物流入的系统和方法
    • US07917309B2
    • 2011-03-29
    • US11954127
    • 2007-12-11
    • Colin Brodsky
    • Colin Brodsky
    • G01N31/00B60H1/00
    • G01N33/0031B60H1/008B60H3/0085
    • An apparatus and method for detection of airborne contaminants and prevention of influx of the contaminants into an enclosed space, such as a vehicle cabin. A first sensor array samples exterior air prior to influx of the exterior air into the enclosed space. The first sensor array generates data uniquely corresponding to each contaminant. Data corresponding to predetermined contaminants is stored in computer memory. A user may also cause data corresponding to a contaminant selected by the user to be stored in the computer memory. Upon identification of a contaminant, an actuator is operative to control a position of a valve to prevent influx of the exterior air into the enclosed space.
    • 一种用于检测空气污染物并防止污染物进入封闭空间(例如车厢)的装置和方法。 第一传感器阵列在外部空气流入封闭空间之前对外部空气进行取样。 第一传感器阵列产生与每个污染物唯一对应的数据。 与预定污染物相对应的数据被存储在计算机存储器中。 用户还可以将与用户选择的污染物相对应的数据存储在计算机存储器中。 在识别污染物时,致动器可操作以控制阀的位置,以防止外部空气流入封闭空间。
    • 7. 发明申请
    • AUTOMATED SUB-FIELD BLADING FOR LEVELING OPTIMIZATION IN LITHOGRAPHY EXPOSURE TOOL
    • 自动化的子场开采用于平面曝光工具中的优化优化
    • US20060160037A1
    • 2006-07-20
    • US10905706
    • 2005-01-18
    • Colin BrodskyScott BukofskySteven Holmes
    • Colin BrodskyScott BukofskySteven Holmes
    • G03F7/20
    • G03F7/70466
    • A method of exposing images on a wafer having varying topography during lithographic production of microelectronic devices. The method initially includes determining topography of a wafer, dividing the wafer into two or more separate regions based on the wafer topography, and determining desired focus distance for exposing a desired image on each of the separate regions of the wafer. The method then includes exposing a desired image on one of the regions of the wafer at the desired focus distance while blocking remaining regions and exposing a desired image on another of the regions of the wafer at the desired focus distance while blocking remaining regions. The desired focus distance may be different for each of the separate wafer regions.
    • 一种在微电子器件的光刻生产期间在具有变化的形貌的晶片上曝光图像的方法。 该方法最初包括确定晶片的形貌,基于晶片形貌将晶片分成两个或更多个分离的区域,以及确定用于在晶片的每个分离区域上曝光所需图像的期望焦距。 该方法然后包括以期望的聚焦距离在晶片的一个区域上曝光期望的图像,同时阻挡剩余的区域并且以期望的焦距在所需的聚焦距离的另一个区域上曝光期望的图像,同时阻挡剩余的区域。 对于每个单独的晶片区域,期望的对焦距离可以是不同的。
    • 8. 发明申请
    • METHOD OF INSPECTING INTEGRATED CIRCUITS DURING FABRICATION
    • 在制造过程中检查集成电路的方法
    • US20080033675A1
    • 2008-02-07
    • US11872060
    • 2007-10-15
    • Colin BrodskyMaryJane Brodsky
    • Colin BrodskyMaryJane Brodsky
    • G06F19/00
    • H01L22/20
    • A method, system and a computer program product for inspecting integrated circuit chips during fabrication. The method including: selecting an integrated circuit chip at a selected level of fabrication; determining coordinates of potential failures of the integrated circuit chip based on one or more risk of failure analyses performed ancillary to fabrication of the integrated circuit chip; automatically generating one or more enhanced defect inspection regions for inspecting the integrated circuit chip based on the coordinates; automatically selecting one or more enhanced defect inspection parameters for each of the enhanced defect inspection regions based on the one or more risk of failure analyses; and generating an enhanced defect inspection recipe, the enhanced defect inspection recipe including a location on the integrated circuit chip, an enhanced defect inspection parameter and a value for the enhanced defect inspection parameter for each of the one or more enhanced defect inspection regions.
    • 一种用于在制造期间检查集成电路芯片的方法,系统和计算机程序产品。 该方法包括:以选定的制造水平选择集成电路芯片; 基于集成电路芯片的制造辅助执行的一个或多个故障分析风险来确定集成电路芯片的潜在故障的坐标; 自动生成一个或多个增强的缺陷检查区域,用于基于坐标检查集成电路芯片; 基于一个或多个故障分析的风险,自动地为每个增强缺陷检查区域选择一个或多个增强的缺陷检查参数; 并且生成增强的缺陷检查配方,所述增强缺陷检查配方包括集成电路芯片上的位置,增强的缺陷检查参数和用于所述一个或多个增强缺陷检查区域中的每一个的增强的缺陷检查参数的值。