会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • JTAG boundary scan cell with enhanced testability feature
    • JTAG边界扫描单元具有增强的可测性特征
    • US06266793B1
    • 2001-07-24
    • US09258656
    • 1999-02-26
    • Thomas J. MozdzenOrlando DavilaChristopher P. McAllister
    • Thomas J. MozdzenOrlando DavilaChristopher P. McAllister
    • G01R3128
    • G01R31/318541
    • A boundary scan cell for testing an integrated circuit comprises an output buffer for driving a pad of the integrated circuit, a capture register coupled to the pad through the output buffer, and an input buffer drives a signal present at the pad to a node coupled to core logic of the IC. A first multiplexer is included to have a first input coupled to the node, a second input coupled to data of a previous scan stage, and an output coupled to the capture register. Logic circuitry selectively enables/disables the input and output buffers responsive to first and second control signals such that the I/O buffers can drive the pad and, at the same time, drive the input buffer, the output of which is coupled to the input of the capture register.
    • 用于测试集成电路的边界扫描单元包括用于驱动集成电路的焊盘的输出缓冲器,通过输出缓冲器耦合到焊盘的捕获寄存器,以及输入缓冲器将存在于焊盘的信号驱动到耦合到 IC的核心逻辑。 包括第一多路复用器以具有耦合到节点的第一输入,耦合到先前扫描级的数据的第二输入和耦合到捕获寄存器的输出。 逻辑电路根据第一和第二控制信号有选择地启用/禁用输入和输出缓冲器,使得I / O缓冲器可以驱动焊盘,并且同时驱动输入缓冲器,其输出端耦合到输入端 的捕获寄存器。