专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20080005222A1 System and Method for Server Information Handling System Management Through Local I/O Devices 审中-公开
标题翻译：通过本地I / O设备处理系统管理的服务器信息的系统和方法
公开(公告)号：US20080005222A1
公开(公告)日：2008-01-03
申请号：US11422628
申请日：2006-06-07
申请人： Timothy M. Lambert , Pedro Lopez
发明人： Timothy M. Lambert , Pedro Lopez
IPC分类号： G06F15/16
CPC分类号： G06F13/387 , G06F3/0227 , G06F3/023
摘要： A server information handling system integrated management controller selectively communicates management information between a baseboard management controller and either a network remote console session or local I/O devices, such as a display, a keyboard, a mouse or a KVM appliance. Display information is communicated from the baseboard management controller to a display by writing from the baseboard management controller through a unified memory controller to a display frame buffer for presentation at the display. Keyboard, mouse and KVM information is communicated through a USB host to the baseboard management controller or, in an operational state, is communicated from the USB host to a USB client for use by the server information handling system. In an operational state, a break sequence selectively interfaces the I/O devices with the server information handling system or the baseboard management controller.
摘要翻译：服务器信息处理系统集成管理控制器选择性地在基板管理控制器与网络远程控制台会话或本地I / O设备（诸如显示器，键盘，鼠标或KVM设备）之间传送管理信息。通过从基板管理控制器通过统一的存储器控制器写入显示器信息，从基板管理控制器向显示器传送显示帧缓冲器以在显示器上呈现。键盘，鼠标和KVM信息通过USB主机传送到基板管理控制器，或者在操作状态下从USB主机传送到USB客户端以供服务器信息处理系统使用。在操作状态下，断点序列选择性地将I / O设备与服务器信息处理系统或基板管理控制器接口。

2. 外观设计

USD951845S1 Wheel hub cap 有权
公开(公告)号：USD951845S1
公开(公告)日：2022-05-17
申请号：US29747989
申请日：2020-08-26
申请人： Pedro Lopez
设计人： Pedro Lopez

3. 发明申请

US20140281351A1 STRIDE-BASED TRANSLATION LOOKASIDE BUFFER (TLB) PREFETCHING WITH ADAPTIVE OFFSET 有权
标题翻译：基于STRIDE的翻译LOOKASIDE BUFFER（TLB）使用自适应偏移
公开(公告)号：US20140281351A1
公开(公告)日：2014-09-18
申请号：US13799582
申请日：2013-03-13
申请人： Jaroslaw Topp , Pedro Lopez , Fernando Latorre , Demos Pavlou , Thang Vu
发明人： Jaroslaw Topp , Pedro Lopez , Fernando Latorre , Demos Pavlou , Thang Vu
IPC分类号： G06F12/10
CPC分类号： G06F12/1027 , G06F12/0862 , G06F2212/602 , G06F2212/6026 , G06F2212/654
摘要： A processing device implementing stride-based translation lookaside buffer (TLB) prefetching with adaptive offset is disclosed. A processing device of the disclosure includes a data prefetcher to generate a data prefetch address based on a linear address, a stride, or a prefetch distance, the data prefetch address associated with a data prefetch request, and a TLB prefetch address computation component to generate a TLB prefetch address based on the linear address, the stride, the prefetch distance, or an adaptive offset. The processing device also includes a cross page detection component to determine that the data prefetch address or the TLB prefetch address cross a page boundary associated with the linear address, and cause a TLB prefetch request to be written to a TLB request queue, the TLB prefetch request for translation of an address of a linear page number (LPN) based on the data prefetch address or the TLB prefetch address.
摘要翻译：公开了一种利用自适应偏移实现基于步幅翻译后备缓冲器（TLB）预取的处理装置。本公开的处理设备包括数据预取器，用于基于线性地址，步幅或预取距离生成数据预取地址，与数据预取请求相关联的数据预取地址以及TLB预取地址计算组件以产生基于线性地址，步幅，预取距离或自适应偏移的TLB预取地址。该处理设备还包括一个跨页检测组件，用于确定数据预取地址或TLB预取地址与与线性地址相关联的页边界交叉，并且使TLB预取请求被写入TLB请求队列，TLB预取基于数据预取地址或TLB预取地址来请求翻译线性页码（LPN）的地址。

4. 发明申请

US20140095849A1 INSTRUCTION AND LOGIC FOR OPTIMIZATION LEVEL AWARE BRANCH PREDICTION 审中-公开
标题翻译：指导和逻辑优化水平分支预测
公开(公告)号：US20140095849A1
公开(公告)日：2014-04-03
申请号：US13631402
申请日：2012-09-28
申请人： Polychronis Xekalakis , Pedro Marcuello , Alejandro Vicente Martinez , Christos E. Kotselidis , Grigorios Magklis , Fernando Latorre , Raul Martinez , Josep M. Codina , Enric Gibert Codina , Crispin Gomez Requena , Antonio Gonzalez , Mirem Hyuseinova , Pedro Lopez , Marc Lupon , Carlos Madriles , Daniel Ortega , Demos Pavlou , Kyriakos A. Stavrou , Georgios Tournavitis
发明人： Polychronis Xekalakis , Pedro Marcuello , Alejandro Vicente Martinez , Christos E. Kotselidis , Grigorios Magklis , Fernando Latorre , Raul Martinez , Josep M. Codina , Enric Gibert Codina , Crispin Gomez Requena , Antonio Gonzalez , Mirem Hyuseinova , Pedro Lopez , Marc Lupon , Carlos Madriles , Daniel Ortega , Demos Pavlou , Kyriakos A. Stavrou , Georgios Tournavitis
IPC分类号： G06F9/38
CPC分类号： G06F9/38 , G06F9/30036 , G06F9/3848 , G06F9/3877 , G06F9/3887 , G06F9/3889
摘要： A computer-readable storage medium, method and system for optimization-level aware branch prediction is described. A gear level is assigned to a set of application instructions that have been optimized. The gear level is also stored in a register of a branch prediction unit of a processor. Branch prediction is then performed by the processor based upon the gear level.
摘要翻译：描述了用于优化级感知分支预测的计算机可读存储介质，方法和系统。齿轮级别被分配给已优化的一组应用指令。齿轮级也存储在处理器的分支预测单元的寄存器中。然后由处理器基于齿轮级执行分支预测。

5. 发明申请

US20130332705A1 PROFILING ASYNCHRONOUS EVENTS RESULTING FROM THE EXECUTION OF SOFTWARE AT CODE REGION GRANULARITY 有权
标题翻译：根据代码区域格式的软件执行情况分析异常事件
公开(公告)号：US20130332705A1
公开(公告)日：2013-12-12
申请号：US13993054
申请日：2011-12-29
申请人： Raul Martinez , Enric Gibert Codina , Pedro Lopez , Marti Torrents Lapuerta , Polychronis Xekalakis , Georgios Tournavitis , Kyriakos A. Stavrou , Demos Pavlou , Daniel Ortega , Alejandro Martinez Vicente , Pedro Marcuello , Grigorios Magklis , Josep M. Codina , Crispin Gomez Requena , Antonio Gonzalez , Mirem Hyuseinova , Christos Kotselidis , Fernando Latorre , Marc Lupon , Carlos Madriles
发明人： Raul Martinez , Enric Gibert Codina , Pedro Lopez , Marti Torrents Lapuerta , Polychronis Xekalakis , Georgios Tournavitis , Kyriakos A. Stavrou , Demos Pavlou , Daniel Ortega , Alejandro Martinez Vicente , Pedro Marcuello , Grigorios Magklis , Josep M. Codina , Crispin Gomez Requena , Antonio Gonzalez , Mirem Hyuseinova , Christos Kotselidis , Fernando Latorre , Marc Lupon , Carlos Madriles
IPC分类号： G06F9/30
CPC分类号： G06F11/3037 , G06F11/3409 , G06F11/3466 , G06F12/0862 , G06F2201/86 , G06F2201/865 , G06F2201/88 , G06F2201/885
摘要： A combination of hardware and software collect profile data for asynchronous events, at code region granularity. An exemplary embodiment is directed to collecting metrics for prefetching events, which are asynchronous in nature. Instructions that belong to a code region are identified using one of several alternative techniques, causing a profile bit to be set for the instruction, as a marker. Each line of a data block that is prefetched is similarly marked. Events corresponding to the profile data being collected and resulting from instructions within the code region are then identified. Each time that one of the different types of events is identified, a corresponding counter is incremented. Following execution of the instructions within the code region, the profile data accumulated in the counters are collected, and the counters are reset for use with a new code region.
摘要翻译：硬件和软件的组合以代码区域粒度收集用于异步事件的简档数据。示例性实施例涉及收集在本质上是异步的预取事件的度量。使用几种替代技术之一来标识属于代码区域的指令，使得为指令设置配置文件位作为标记。预取数据块的每一行都被类似地标记。然后识别与正在收集并且由代码区域内的指令产生的简档数据相对应的事件。每次识别出不同类型的事件之一时，相应的计数器将被递增。在代码区域中执行指令之后，收集在计数器中累积的简档数据，并且重置计数器以与新的代码区域一起使用。

6. 发明授权

US08006524B2 Optical disk security device having a magnetically actuable locking mechanism 失效
标题翻译：具有磁力驱动锁定机构的光盘安全装置
公开(公告)号：US08006524B2
公开(公告)日：2011-08-30
申请号：US11792647
申请日：2005-12-07
申请人： Pedro Lopez , Dennis L. Hogan , Paul Griffiths, legal representative , Franklin H. Valade, Jr.
发明人： Pedro Lopez , Dennis L. Hogan , Franklin H. Valade, Jr.
IPC分类号： E05B73/00
CPC分类号： E05B73/0017 , E05B73/0052 , Y10T24/50 , Y10T70/5004 , Y10T70/5009 , Y10T70/5031 , Y10T70/70 , Y10T70/7057 , Y10T292/11
摘要： Systems and apparatuses for a magnetically actuable locking mechanism and a security device having a magnetically actuable locking mechanism are disclosed.
摘要翻译：公开了一种用于可磁致动锁定机构的系统和装置以及具有可磁致动锁定机构的安全装置。

7. 发明申请

US20100269102A1 SYSTEMS, METHODS, AND APPARATUSES TO DECOMPOSE A SEQUENTIAL PROGRAM INTO MULTIPLE THREADS, EXECUTE SAID THREADS, AND RECONSTRUCT THE SEQUENTIAL EXECUTION 有权
标题翻译：将顺序程序分解成多个线程的系统，方法和装置，执行的线程以及重新执行顺序执行
公开(公告)号：US20100269102A1
公开(公告)日：2010-10-21
申请号：US12624804
申请日：2009-11-24
申请人： Fernando Latorre , Josep M. Codina , Enric Gibert Codina , Pedro Lopez , Carlos Madriles , Alejandro Martinez Vincente , Raul Martinez , Antonio Gonzalez
发明人： Fernando Latorre , Josep M. Codina , Enric Gibert Codina , Pedro Lopez , Carlos Madriles , Alejandro Martinez Vincente , Raul Martinez , Antonio Gonzalez
IPC分类号： G06F9/30 , G06F12/08 , G06F9/44
CPC分类号： G06F9/3842 , G06F8/433 , G06F8/452 , G06F8/457 , G06F9/3851 , G06F9/3861
摘要： Systems, methods, and apparatuses for decomposing a sequential program into multiple threads, executing these threads, and reconstructing the sequential execution of the threads are described. A plurality of data cache units (DCUs) store locally retired instructions of speculatively executed threads. A merging level cache (MLC) merges data from the lines of the DCUs. An inter-core memory coherency module (ICMC) globally retire instructions of the speculatively executed threads in the MLC.
摘要翻译：描述用于将顺序程序分解成多个线程，执行这些线程以及重建线程的顺序执行的系统，方法和装置。多个数据高速缓存单元（DCU）存储推测执行的线程的本地退出指令。合并级别缓存（MLC）合并来自DCU的行的数据。核心内存一致性模块（ICMC）全局退出MLC中推测执行线程的指令。

8. 发明申请

US20070186086A1 Virtual BIOS firmware hub 有权
标题翻译：虚拟BIOS固件集线器
公开(公告)号：US20070186086A1
公开(公告)日：2007-08-09
申请号：US11345818
申请日：2006-02-02
申请人： Timothy Lambert , Stephen Cochran , Mukund Khatri , Pedro Lopez
发明人： Timothy Lambert , Stephen Cochran , Mukund Khatri , Pedro Lopez
IPC分类号： G06F15/177 , G06F9/24
CPC分类号： G06F8/65
摘要： A baseboard management controller (BMC) of a blade server module in an information handling system may operate as a virtual system BIOS firmware hub that may have automatic firmware updating through a TFTP transfer from a chassis management controller (CMC) or for rack/tower servers from a remote assistant card (RMC). The system BIOS may be stored in a RAM drive or a ROM of the BMC. Valuable printed circuit board real estate and hardware for a firmware hub is no longer necessary since the BMC may have the capacity to act as a virtual system BIOS firmware hub in addition to its other functions.
摘要翻译：信息处理系统中的刀片服务器模块的基板管理控制器（BMC）可以作为虚拟系统BIOS固件集线器运行，该固件集线器可以通过来自机箱管理控制器（CMC）或机架/塔式服务器的TFTP传输自动进行固件更新从遥控助理卡（RMC）。系统BIOS可以存储在BMC的RAM驱动器或ROM中。有价值的印刷电路板固件集线器的不动产和硬件不再需要，因为除了其他功能之外，BMC还可能具有充当虚拟系统BIOS固件集线器的能力。

9. 发明申请

US20070169088A1 Automatic firmware corruption recovery and update 有权
标题翻译：自动固件损坏恢复和更新
公开(公告)号：US20070169088A1
公开(公告)日：2007-07-19
申请号：US11331509
申请日：2006-01-13
申请人： Timothy Lambert , Stephen Cochran , Pedro Lopez
发明人： Timothy Lambert , Stephen Cochran , Pedro Lopez
IPC分类号： G06F9/44
CPC分类号： G06F11/0793 , G06F8/654 , G06F11/0709 , G06F11/1417
摘要： Firmware for a baseboard management controller (BMC) of a blade server module in an information handling system may have automatic firmware corruption recovery and updating through a TFTP transfer from a central storage location having the most recent BMC firmware image. Upon blade power-on or reset the BMC firmware image is checked for corruption and if corrupted a new BMC firmware image is loaded into the BMC memory. If the BMC firmware image is not corrupted then it is checked to determine if it is the latest version. If it is the latest version the BMC starts normal program execution. If not the latest version then the BMC firmware is updated through the TFTP transfer from the central storage location having the most recent BMC firmware image.
摘要翻译：用于信息处理系统中的刀片服务器模块的基板管理控制器（BMC）的固件可以具有通过从具有最新BMC固件映像的中央存储位置的TFTP传输的自动固件损坏恢复和更新。在刀片上电或复位时，BMC固件映像被检查是否损坏，如果损坏，则将新的BMC固件映像加载到BMC存储器中。如果BMC固件映像没有被破坏，则检查它是否是最新版本。如果是最新版本，BMC启动正常的程序执行。如果不是最新版本，则通过从具有最新BMC固件映像的中央存储位置通过TFTP传输来更新BMC固件。

10. 发明申请

US20150178246A1 PROCESSING DEVICE FOR PERFORMING CONVOLUTION OPERATIONS 有权
标题翻译：用于执行演习操作的处理装置
公开(公告)号：US20150178246A1
公开(公告)日：2015-06-25
申请号：US14136302
申请日：2013-12-20
申请人： Enric Herrero Abellanas , Marc Lupon , Ayose J. Falcon , Frederico C. Pratas , Fernando Latorre , Pedro Lopez
发明人： Enric Herrero Abellanas , Marc Lupon , Ayose J. Falcon , Frederico C. Pratas , Fernando Latorre , Pedro Lopez
IPC分类号： G06F17/15
CPC分类号： G06F17/15 , G06F17/153 , G06K9/4609 , G06K9/627 , G06N3/04
摘要： Systems and methods for performing convolution operations. An example processing system comprises: a processing core; and a convolver unit to apply a convolution filter to a plurality of input data elements represented by a two-dimensional array, the convolver unit comprising a plurality of multipliers coupled to two or more sets of latches, wherein each set of latches is to store a plurality of data elements of a respective one-dimensional section of the two-dimensional array.
摘要翻译：执行卷积运算的系统和方法。一个示例处理系统包括：处理核心; 以及卷积器单元，用于对由二维阵列表示的多个输入数据元素应用卷积滤波器，所述卷积单元包括耦合到两组或多组锁存器的多个乘法器，其中每组锁存器将存储一个二维阵列的相应一维部分的多个数据元素。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式